



Dual P-Channel Enhancement-Mode MOSFET

CHARACTERISTICS


- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit mode is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0-to-10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

SPICE Device Model Si6933DQ

Vishay Siliconix









SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	2.13		V
On-State Drain Current ^a	I _{D(on)}	V _{DS} > -5V, V _{GS} = -10V	132		A
Drain-Source On-State Resistance ^a	r _{DS(on)}	V _{GS} = -10V, I _D = -3.5A	0.034	0.035	Ω
		V _{GS} = -4.5V, I _D = -2.5A	0.054	0.062	
Forward Transconductance ^a	g _{fs}	V _{DS} = -15V, I _D = -3.5A	9.6	7.2	S
Diode Forward Voltage ^a	V _{SD}	I _S = -1.25A, V _{GS} = 0V	-0.78	-0.77	V
Dynamic^b					
Total Gate Charge	Q _g	V _{DS} = -15V, V _{GS} = -10V, I _D = -3.5A	18	17	nC
Gate-Source Charge	Q _{gs}		4.4	4.4	
Gate-Drain Charge	Q _{gd}		3.1	3.1	
Turn-On Delay Time	t _{d(on)}	V _{DD} = -15V, R _L = 15Ω I _D ≅ -1A, V _{GEN} = -10V, R _G = 6Ω	14	13	ns
Rise Time	t _r		7.8	10	
Turn-Off Delay Time	t _{d(off)}		21	33	
Fall Time	t _f		11	10	
Source-Drain Reverse Recovery Time	t _{rr}	I _F = -1.25A, di/dt = 100A/μs	30	30	

Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
- b. Guaranteed by design, not subject to production testing.



COMPARISON OF MODEL WITH MEASURED DATA ($T_J=25^\circ\text{C}$ UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.