






Dual P-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY		
V _{DS} (V)	R _{DS(ON)} (Ω)	I _D (A)
-30	0.085 @ V _{GS} = -10 V	±2.5
	0.19 @ V _{GS} = -4.5 V	±1.8



ABSOLUTE MAXIMUM RATINGS (T _A = 25°C UNLESS OTHERWISE NOTED)			
PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V _{DS}	-30	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current (T _J = 150°C) ^A	I _D	T _A = 25°C	±2.5
		T _A = 70°C	±2.1
Pulsed Drain Current	I _{DM}	±20	A
Continuous Source Current (Diode Conduction) ^A	I _S	-1.25	
Maximum Power Dissipation ^A	P _D	T _A = 25°C	1.0
		T _A = 70°C	0.64
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS			
PARAMETER	SYMBOL	LIMIT	UNIT
Maximum Junction-to-Ambient ^A	R _{thJA}	125	°C/W

Notes

A. Surface Mounted on FR4 Board, t ≤ 10 sec.

Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70180. For SPICE model information via the Worldwide Web: <http://www.siliconix.com/www/product/spice.htm>

SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)







PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
STATIC						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-1.0			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μA
		$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$			-25	
On-State Drain Current ^A	$I_{D(on)}$	$V_{DS} \geq -5 \text{ V}, V_{GS} = -10 \text{ V}$	-15			A
Drain-Source On-State Resistance ^A	$r_{DS(on)}$	$V_{GS} = -10 \text{ V}, I_D = -2.5 \text{ A}$		0.066	0.085	Ω
		$V_{GS} = -4.5 \text{ V}, I_D = -1.8 \text{ A}$		0.125	0.19	
Forward Transconductance ^A	g_{fs}	$V_{DS} = -15 \text{ V}, I_D = -2.5 \text{ A}$		5		S
Diode Forward Voltage ^A	V_{SD}	$I_S = -1.25 \text{ A}, V_{GS} = 0 \text{ V}$		0.8	-1.2	V
DYNAMIC^B						
Total Gate Charge	Q_g	$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -2.5 \text{ A}$		8.7	15	nC
Gate-Source Charge	Q_{gs}			1.9		
Gate-Drain Charge	Q_{gd}			1.3		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -10 \text{ V}, R_L = 10 \Omega$ $I_D \cong -1 \text{ A}, V_{GEN} = -10 \text{ V}, R_G = 6 \Omega$		7	15	ns
Rise Time	t_r			9	18	
Turn-Off Delay Time	$t_{d(off)}$			14	27	
Fall Time	t_f			8	15	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = -1.25 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		46	80	

Notes

- A. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
 B. Guaranteed by design, not subject to production testing.



TYPICAL CHARACTERISTICS (25°C UNLESS OTHERWISE NOTED)



TYPICAL CHARACTERISTICS (25°C UNLESS OTHERWISE NOTED)

