

N-Channel Reduced Q_g , Fast Switching WFET™

PRODUCT SUMMARY


V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)
30	0.0115 @ $V_{GS} = 10$ V	15
	0.0165 @ $V_{GS} = 4.5$ V	13

FEATURES

- Extremely Low Q_{gd} WFET Technology for Low Switching Losses
- TrenchFET® Power MOSFET
- New Low Thermal Resistance PowerPAK™ Package with Low 1.07-mm Profile


APPLICATIONS

- High-Side DC/DC Conversion
 - Notebook
 - Server



Bottom View

Ordering Information: Si7392DP-T1



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter		Symbol	10 secs	Steady State	Unit
Drain-Source Voltage		V _{DS}	30		V
Gate-Source Voltage		V _{GS}	± 20		
Continuous Drain Current (T _J = 150°C) ^a	T _A = 25°C	I _D	15	9	A
	T _A = 70°C		12	7	
Pulsed Drain Current		I _{DM}	± 50		
Continuous Source Current (Diode Conduction) ^a		I _S	4.1	1.5	
Maximum Power Dissipation ^a	T _A = 25°C	P _D	5	1.8	W
	T _A = 70°C		3.2	1.1	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150		°C

THERMAL RESISTANCE RATINGS

Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient (MOSFET) ^a	$t \leq 10$ sec	R_{thJA}	20	25	$^\circ\text{C/W}$
	Steady State		53	70	
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	3.5	4.5	

Notes



a. Surface Mounted on 1" x 1" FR4 Board.







MOSFET SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)





Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 250\ \mu\text{A}$	1.0		3.0	V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\ \text{V}$, $V_{GS} = \pm 20\ \text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 24\ \text{V}$, $V_{GS} = 0\ \text{V}$			1	μA
		$V_{DS} = 24\ \text{V}$, $V_{GS} = 0\ \text{V}$, $T_J = 70^\circ\text{C}$			5	
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} \geq 5\ \text{V}$, $V_{GS} = 10\ \text{V}$	40			A
Drain-Source On-State Resistance ^a	$r_{DS(on)}$	$V_{GS} = 10\ \text{V}$, $I_D = 15\ \text{A}$		0.009	0.0115	Ω
		$V_{GS} = 4.5\ \text{V}$, $I_D = 13\ \text{A}$		0.0013	0.0165	
Forward Transconductance ^a	g_{fs}	$V_{DS} = 15\ \text{V}$, $I_D = 15\ \text{A}$		40		S
Diode Forward Voltage ^a	V_{SD}	$I_S = 4.1\ \text{A}$, $V_{GS} = 0\ \text{V}$		0.75	1.1	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = 15\ \text{V}$, $V_{GS} = 4.5\ \text{V}$, $I_D = 15\ \text{A}$		10	15	nC
Gate-Source Charge	Q_{gs}			3.5		
Gate-Drain Charge	Q_{gd}			2.6		
Gate-Resistance	R_G			1.6		Ω
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 15\ \text{V}$, $R_L = 15\ \Omega$ $I_D \approx 1\ \text{A}$, $V_{GEN} = 10\ \text{V}$, $R_G = 6\ \Omega$		15	25	ns
Rise Time	t_r			7	15	
Turn-Off Delay Time	$t_{d(off)}$			46	70	
Fall Time	t_f			9	17	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = 2.7\ \text{A}$, $di/dt = 100\ \text{A}/\mu\text{s}$		30	60	

Notes

- a. Pulse test; pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.
b. Guaranteed by design, not subject to production testing.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)****On-Resistance vs. Drain Current****Capacitance****Gate Charge****On-Resistance vs. Junction Temperature****Source-Drain Diode Forward Voltage****On-Resistance vs. Gate-to-Source Voltage**

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)




TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

