





## N-/P-Channel, Reduced $Q_g$ , Fast Switching Half-Bridge

**High-Efficiency**  
**PWM Optimized**

PRODUCT SUMMARY			
	$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
N-Channel	20	0.055 @ $V_{GS} = 4.5$ V	$\pm 4.5$
		0.075 @ $V_{GS} = 3.0$ V	$\pm 3.8$
P-Channel	-20	0.080 @ $V_{GS} = -4.5$ V	$\pm 4.0$
		0.120 @ $V_{GS} = -3.0$ V	$\pm 3.0$



ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)				
Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	$V_{DS}$	20	-20	V
Gate-Source Voltage	$V_{GS}$	$\pm 14$		
Continuous Drain Current ( $T_J = 150^\circ\text{C}$ ) <sup>a</sup>	$I_D$	$T_A = 25^\circ\text{C}$	$\pm 4.5$	$\pm 4.0$
		$T_A = 70^\circ\text{C}$	$\pm 3.6$	$\pm 3.0$
Pulsed Drain Current	$I_{DM}$	$\pm 20$		A
Continuous Source Current (Diode Conduction) <sup>a</sup>	$I_S$	1.7	-1.7	
Maximum Power Dissipation <sup>a</sup>	$P_D$	$T_A = 25^\circ\text{C}$	2.0	
		$T_A = 70^\circ\text{C}$	1.3	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150		$^\circ\text{C}$

THERMAL RESISTANCE RATINGS			
Parameter	Symbol	N- or P-Channel	Unit
Maximum Junction-to-Ambient <sup>a</sup>	$R_{thJA}$	62.5	$^\circ\text{C/W}$

Notes

a. Surface Mounted on FR4 Board,  $t \leq 10$  sec.









SPECIFICATIONS (T <sub>J</sub> = 25 °C UNLESS OTHERWISE NOTED)							
Parameter	Symbol	Test Condition	Min	Typ	Max	Unit	
<b>Static</b>							
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch	0.6			V
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	P-Ch	-0.6			
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±12 V	N-Ch		±100	nA	
			P-Ch		±100		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	N-Ch		1	μA	
		V <sub>DS</sub> = -20 V, V <sub>GS</sub> = 0 V	P-Ch		-1		
		V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 70 °C	N-Ch		25		
		V <sub>DS</sub> = -20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 70 °C	P-Ch		-25		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> = 5 V, V <sub>GS</sub> = 4.5 V	N-Ch	20		A	
		V <sub>DS</sub> = -5 V, V <sub>GS</sub> = -4.5 V	P-Ch	-20			
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 4.5 A	N-Ch		0.044	0.055	Ω
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -4.0 A	P-Ch		0.064	0.080	
		V <sub>GS</sub> = 3.0 V, I <sub>D</sub> = 3.8 A	N-Ch		0.055	0.075	
		V <sub>GS</sub> = -3.0 V, I <sub>D</sub> = -3.0 A	P-Ch		0.086	0.120	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 4.5 A	N-Ch		11.5	S	
		V <sub>DS</sub> = -15 V, I <sub>D</sub> = -4.0 A	P-Ch		9.8		
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = 1.7 A, V <sub>GS</sub> = 0 V	N-Ch		0.73	1.2	V
		I <sub>S</sub> = -1.7 A, V <sub>GS</sub> = 0 V	P-Ch		-0.75	-1.2	
<b>Dynamic<sup>b</sup></b>							
Total Gate Charge	Q <sub>g</sub>	N-Channel V <sub>DS</sub> = 3.5 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 0.8 A  P-Channel V <sub>DS</sub> = -3.5 V, V <sub>GS</sub> = -4.5 V I <sub>D</sub> = -0.8 A	N-Ch		5.2	10	nC
Gate-Source Charge	Q <sub>gs</sub>		N-Ch		0.95		
Gate-Drain Charge	Q <sub>gd</sub>		N-Ch		1.15		
Turn-On Delay Time	t <sub>d(on)</sub>	N-Channel V <sub>DD</sub> = 3.5 V, R <sub>L</sub> = 4.3 Ω I <sub>D</sub> ≅ 0.8 A, V <sub>GEN</sub> = 4.5 V, R <sub>G</sub> = 6 Ω  P-Channel V <sub>DD</sub> = -3.5 V, R <sub>L</sub> = 4.3 Ω I <sub>D</sub> ≅ -0.8 A, V <sub>GEN</sub> = -4.5 V, R <sub>G</sub> = 6 Ω	N-Ch		12	20	ns
Rise Time	t <sub>r</sub>		P-Ch		20	40	
			N-Ch		22	50	
Turn-Off Delay Time	t <sub>d(off)</sub>		P-Ch		52	90	
			N-Ch		27	50	
Fall Time	t <sub>f</sub>		P-Ch		37	60	
			N-Ch		8	20	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	N-Channel—I <sub>F</sub> = 1.7 A, di/dt = 100 A/μs	N-Ch		60	100	
		P-Channel—I <sub>F</sub> = -1.7 A, di/dt = 100 A/μs	P-Ch		60	100	

Notes






- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
- b. Guaranteed by design, not subject to production testing.



**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED) N-CHANNEL**









**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED) N-CHANNEL**





**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED) P-CHANNEL**



**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED) P-CHANNEL**

