R1RW0408DI Series

Wide Temperature Range Version
4M High Speed SRAM (512-kword × 8-bit)

REJ03C0113-0100Z
Rev. 1.00
Mar.12.2004

Description

The R1RW0408DI is a 4-Mbit high speed static RAM organized 512-kword × 8-bit. It has realized high speed access time by employing CMOS process (6-transistor memory cell) and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system. The R1RW0408DI is packaged in 400-mil 36-pin SOJ for high density surface mounting.

Features

- Single supply: 3.3 V ± 0.3 V
- Access time: 12 ns (max)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible
  - All inputs and outputs
- Operating current: 100 mA (max)
- TTL standby current: 40 mA (max)
- CMOS standby current: 5 mA (max)
- Center V_{CC} and V_{SS} type pin out
- Temperature range: –40 to +85°C

Ordering Information

Type No.	Access time	Package
R1RW0408DGE-2PI	12 ns	400-mil 36-pin plastic SOJ (36P0K)

Pin Arrangement

36-pin SOJ



(Top View)

Pin Description

Pin name	Function
A0 to A18	Address input
I/O1 to I/O8	Data input/output
CS#	Chip select
OE#	Output enable
WE#	Write enable
V_{cc}	Power supply
V_{ss}	Ground
NC	No connection

Block Diagram



Operation Table

CS#	OE#	WE#	Mode	V_{CC} current	I/O	Ref. cycle
H	×	×	Standby	I_{SB}, I_{SB1}	High-Z	—
L	H	H	Output disable	I_{CC}	High-Z	—
L	L	H	Read	I_{CC}	D_{OUT}	Read cycle (1) to (3)
L	H	L	Write	I_{CC}	D_{IN}	Write cycle (1)
L	L	L	Write	I_{CC}	D_{IN}	Write cycle (2)

Note: H: V_{IH}, L: V_{IL}, ×: V_{IH} or V_{IL}

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V_{SS}	V_{CC}	–0.5 to +4.6	V
Voltage on any pin relative to V_{SS}	V_T	–0.5*[1] to V_{CC} + 0.5*[2]	V
Power dissipation	P_T	1.0	W
Operating temperature	Topr	–40 to +85	°C
Storage temperature	Tstg	–55 to +125	°C
Storage temperature under bias	Tbias	–40 to +85	°C

Notes: 1. V_T (min) = –2.0 V for pulse width (under shoot) ≤ 6 ns.
2. V_T (max) = V_{CC}+2.0 V for pulse width (over shoot) ≤ 6 ns.

Recommended DC Operating Conditions

(Ta = –40 to +85°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}*[3]	3.0	3.3	3.6	V
	V_{SS}*[4]	0	0	0	V
Input voltage	V_{IH}	2.0	—	V_{CC} + 0.5*[2]	V
	V_{IL}	–0.5*[1]	—	0.8	V

Notes: 1. V_{IL} (min) = –2.0 V for pulse width (under shoot) ≤ 6 ns.
2. V_{IH} (max) = V_{CC}+2.0 V for pulse width (over shoot) ≤ 6 ns.
3. The supply voltage with all V_{CC} pins must be on the same level.
4. The supply voltage with all V_{SS} pins must be on the same level.

DC Characteristics

(Ta = –40 to +85°C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0 V)

Parameter	Symbol	Min	Max	Unit	Test conditions
Input leakage current	$\|I_{LI}\|$	—	2	µA	V_{IN} = V_{SS} to V_{CC}
Output leakage current	$\|I_{LO}\|$	—	2	µA	V_{IN} = V_{SS} to V_{CC}
Operation power supply current	I_{CC}	—	100	mA	Min cycle CS# = V_{IL}, I_{OUT} = 0 mA Other inputs = V_{IH}/V_{IL}
Standby power supply current	I_{SB}	—	40	mA	Min cycle CS# = V_{IH}, Other inputs = V_{IH}/V_{IL}
	I_{SB1}	—	5	mA	f = 0 MHz V_{CC} ≥ CS# ≥ V_{CC} – 0.2 V, (1) 0 V ≤ V_{IN} ≤ 0.2 V or (2) V_{CC} ≥ V_{IN} ≥ V_{CC} – 0.2 V
Output voltage	V_{OL}	—	0.4	V	I_{OL} = 8 mA
	V_{OH}	2.4	—	V	I_{OH} = –4 mA

Capacitance

(Ta = +25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Max	Unit	Test conditions
Input capacitance*[1]	C_{IN}	—	6	pF	V_{IN} = 0 V
Input/output capacitance*[1]	$C_{I/O}$	—	8	pF	$V_{I/O}$ = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics

(Ta = –40 to +85°C, V_{CC} = 3.3 V ± 0.3 V, unless otherwise noted.)

Test Conditions

- Input pulse levels: 3.0 V/0.0 V
- Input rise and fall time: 3 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figures (Including scope and jig)



Output load (A)

Output load (B)
(for t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{WHZ}, and t_{OW})

Read Cycle

		R1RW0408DI			
		-2			
Parameter	**Symbol**	**Min**	**Max**	**Unit**	**Notes**
Read cycle time	t_{RC}	12	—	ns	
Address access time	t_{AA}	—	12	ns	
Chip select access time	t_{ACS}	—	12	ns	
Output enable to output valid	t_{OE}	—	6	ns	
Output hold from address change	t_{OH}	3	—	ns	
Chip select to output in low-Z	t_{CLZ}	3	—	ns	1
Output enable to output in low-Z	t_{OLZ}	0	—	ns	1
Chip deselect to output in high-Z	t_{CHZ}	—	6	ns	1
Output disable to output in high-Z	t_{OHZ}	—	6	ns	1

Write Cycle

		R1RW0408DI			
		-2			
Parameter	**Symbol**	**Min**	**Max**	**Unit**	**Notes**
Write cycle time	t_{WC}	12	—	ns	
Address valid to end of write	t_{AW}	8	—	ns	
Chip select to end of write	t_{CW}	8	—	ns	9
Write pulse width	t_{WP}	8	—	ns	8
Address setup time	t_{AS}	0	—	ns	6
Write recovery time	t_{WR}	0	—	ns	7
Data to write time overlap	t_{DW}	6	—	ns	
Data hold from write time	t_{DH}	0	—	ns	
Write disable to output in low-Z	t_{OW}	3	—	ns	1
Output disable to output in high-Z	t_{OHZ}	—	6	ns	1
Write enable to output in high-Z	t_{WHZ}	—	6	ns	1

Notes:
1. Transition is measured ±200 mV from steady voltage with output load (B). This parameter is sampled and not 100% tested.
2. Address should be valid prior to or coincident with CS# transition low.
3. WE# and/or CS# must be high during address transition time.
4. If CS# and OE# are low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
5. If the CS# low transition occurs simultaneously with the WE# low transition or after the WE# transition, output remains a high impedance state.
6. t_{AS} is measured from the latest address transition to the later of CS# or WE# going low.
7. t_{WR} is measured from the earlier of CS# or WE# going high to the first address transition.
8. A write occurs during the overlap of a low CS# and a low WE#. A write begins at the latest transition among CS# going low and WE# going low. A write ends at the earliest transition among CS# going high and WE# going high. t_{WP} is measured from the beginning of write to the end of write.
9. t_{CW} is measured from the later of CS# going low to the end of write.

Timing Waveforms

Read Timing Waveform (1) ($WE\# = V_{IH}$)



Read Timing Waveform (2) ($WE\# = V_{IH}$, $CS\# = V_{IL}$, $OE\# = V_{IL}$)



Read Timing Waveform (3) (WE# = V_{IH}, CS# = V_{IL}, OE# = V_{IL})*[2]



Write Timing Waveform (1) (WE# Controlled)



Write Timing Waveform (2) (CS# Controlled)



Rev.	Date	Contents of Modification	
		Page	**Description**
0.01	Sep. 30, 2003	—	Initial issue
1.00	Mar.12.2004	—	Deletion of Preliminary

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Colophon .1.0