NPN Silicon Digital Transistor

- Switching circuit, inverter, interface circuit, driver circuit
- Built in bias resistor (R_1=22kΩ, R_2=22kΩ)
- For 6-PIN packages: two (galvanic) internal isolated transistors with good matching in one package



BCR141/F/L3 **BCR141S/U**
BCR141T/W **SEMH1**





Type	Marking	Pin Configuration						Package
BCR141	WDs	1=B	2=E	3=C	-	-	-	SOT23
BCR141F	WDs	1=B	2=E	3=C	-	-	-	TSFP-3
BCR141L3	WD	1=B	2=E	3=C	-	-	-	TSLP-3-4
BCR141S	WDs	1=E1	2=B1	3=C2	4=E2	5=B2	6=C1	SOT363
BCR141T	WDs	1=B	2=E	3=C	-	-	-	SC75
BCR141U	WDs	1=E1	2=B1	3=C2	4=E2	5=B2	6=C1	SC74
BCR141W	WDs	1=B	2=E	3=C	-	-	-	SOT323
SEMH1	WD	1=E1	2=B1	3=C2	4=E2	5=B2	6=C1	SOT666

Maximum Ratings

Parameter	Symbol	Value	Unit
Collector-emitter voltage	V_{CEO}	50	V
Collector-base voltage	V_{CBO}	50	
Emitter-base voltage	V_{EBO}	10	
Input on voltage	$V_{i(on)}$	30	
Collector current	I_C	100	mA
Total power dissipation-	P_{tot}		mW
BCR141, $T_S \leq 102°C$		200	
BCR141F, $T_S \leq 128°C$		250	
BCR141L3, $T_S \leq 135°C$		250	
BCR141S, $T_S \leq 115°C$		250	
BCR141T, $T_S \leq 109°C$		250	
BCR141U, $T_S \leq 118°C$		250	
BCR141W, $T_S \leq 124°C$		250	
SEMH1, $T_S \leq 75°C$		250	
Junction temperature	T_j	150	°C
Storage temperature	T_{stg}	-65 ... 150	

Thermal Resistance

Parameter	Symbol	Value	Unit
Junction - soldering point[1)]	R_{thJS}		K/W
BCR141		≤ 240	
BCR141F		≤ 90	
BCR141L3		≤ 60	
BCR141S		≤ 140	
BCR141T		≤ 165	
BCR141U		≤ 133	
BCR141W		≤ 105	
SEMH1		≤ 300	

[1]For calculation of R_{thJA} please refer to Application Note Thermal Resistance

Electrical Characteristics at T_A = 25°C, unless otherwise specified

Parameter	Symbol	Values			Unit
		min.	typ.	max.	
DC Characteristics					
Collector-emitter breakdown voltage I_C = 100 µA, I_B = 0	$V_{(BR)CEO}$	50	-	-	V
Collector-base breakdown voltage I_C = 100 µA, I_E = 0	$V_{(BR)CBO}$	50	-	-	
Collector-base cutoff current V_{CB} = 40 V, I_E = 0	I_{CBO}	-	-	100	nA
Emitter-base cutoff current V_{EB} = 10 V, I_C = 0	I_{EBO}	-	-	350	µA
DC current gain[1)] I_C = 5 mA, V_{CE} = 5 V	h_{FE}	50	-	-	-
Collector-emitter saturation voltage[1)] I_C = 10 mA, I_B = 0.5 mA	V_{CEsat}	-	-	0.3	V
Input off voltage I_C = 100 µA, V_{CE} = 5 V	$V_{i(off)}$	0.8	-	1.5	
Input on voltage I_C = 2 mA, V_{CE} = 0.3 V	$V_{i(on)}$	1	-	2.5	
Input resistor	R_1	15	22	29	kΩ
Resistor ratio	R_1/R_2	0.9	1	1.1	-
AC Characteristics					
Transition frequency I_C = 10 mA, V_{CE} = 5 V, f = 100 MHz	f_T	-	130	-	MHz
Collector-base capacitance V_{CB} = 10 V, f = 1 MHz	C_{cb}	-	3	-	pF

[1]Pulse test: t < 300µs; D < 2%

DC current gain $h_{FE} = f(I_C)$

V_{CE} = 5 V (common emitter configuration)



Collector-emitter saturation voltage

$V_{CEsat} = f(I_C)$, h_{FE} = 20



Input on Voltage $V_{i(on)} = f(I_C)$

V_{CE} = 0.3V (common emitter voltage)



Input off voltage $V_{i(off)} = f(I_C)$

V_{CE} = 5V (common emitter voltage)



Total power dissipation $P_{tot} = f(T_S)$
BCR141



Total power dissipation $P_{tot} = f(T_S)$
BCR141F



Total power dissipation $P_{tot} = f(T_S)$
BCR141L3



Total power dissipation $P_{tot} = f(T_S)$
BCR141S



Total power dissipation $P_{tot} = f(T_S)$
BCR141T



Total power dissipation $P_{tot} = f(T_S)$
BCR141U



Total power dissipation $P_{tot} = f(T_S)$
BCR141W



Total power dissipation $P_{tot} = f(T_S)$
SEMH1



Permissible Pulse Load $R_{thJS} = f(t_p)$

BCR141



Permissible Pulse Load

$P_{totmax}/P_{totDC} = f(t_p)$

BCR141



Permissible Puls Load $R_{thJS} = f(t_p)$

BCR141F



Permissible Pulse Load

$P_{totmax}/P_{totDC} = f(t_p)$

BCR141F



Permissible Puls Load $R_{thJS} = f(t_p)$

BCR141L3



Permissible Pulse Load

$P_{totmax}/P_{totDC} = f(t_p)$

BCR141L3



Permissible Puls Load $R_{thJS} = f(t_p)$

BCR141S



Permissible Pulse Load

$P_{totmax}/P_{totDC} = f(t_p)$

BCR141S



Permissible Puls Load $R_{thJS} = f(t_p)$

BCR141T



Permissible Pulse Load

$P_{totmax}/P_{totDC} = f(t_p)$

BCR141T



Permissible Puls Load $R_{thJS} = f(t_p)$

BCR141U



Permissible Pulse Load

$P_{totmax}/P_{totDC} = f(t_p)$

BCR141U



Permissible Puls Load $R_{thJS} = f(t_p)$

BCR141W



Permissible Pulse Load

$P_{totmax}/P_{totDC} = f(t_p)$

BCR141W



Permissible Puls Load $R_{thJS} = f(t_p)$

SEMH1



Permissible Pulse Load

$P_{totmax}/P_{totDC} = f(t_p)$

SEMH1



Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
81669 München

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.Infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.