



STD2NC70Z

STD2NC70Z-1

N-CHANNEL 700V - 4.1Ω - 2.3A DPAK/IPAK
Zener-Protected PowerMESH™ III MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D
STD2NC70Z	700V	< 4.7Ω	2.3 A
STD2NC70Z-1	700V	< 4.7Ω	2.3 A


- TYPICAL R_{DS(on)} = 4.1Ω
- EXTREMELY HIGH dv/dt AND CAPABILITY GATE TO - SOURCE ZENER DIODES
- 100% AVALANCHE TESTED
- VERY LOW GATE INPUT RESISTANCE
- GATE CHARGE MINIMIZED

DESCRIPTION


The third generation of MESH OVERLAY™ Power MOSFETs for very high voltage exhibits unsurpassed on-resistance per unit area while integrating back-to-back Zener diodes between gate and source. Such arrangement gives extra ESD capability with higher ruggedness performance as requested by a large variety of single-switch applications.

APPLICATIONS

- SINGLE-ENDED SMPS IN MONITORS,
COMPUTER AND INDUSTRIAL APPLICATION
- WELDING EQUIPMENT



INTERNAL SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	700	V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	700	V
V _{GS}	Gate- source Voltage	± 25	V
I _D	Drain Current (continuos) at T _C = 25°C	2.3	A
I _D	Drain Current (continuos) at T _C = 100°C	1.45	A
I _{DM(•)}	Drain Current (pulsed)	9.2	A
P _{TOT}	Total Dissipation at T _C = 25°C	55	W
	Derating Factor	0.44	W/°C
I _{GS}	Gate-source Current (DC)	±50	mA
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5kΩ)	1.5	kV
dv/dt (1)	Peak Diode Recovery voltage slope	3	V/ns
T _{stg}	Storage Temperature	-65 to 150	°C
T _j	Max. Operating Junction Temperature	150	°C

(•)Pulse width limited by safe operating area

(1)I_{SD} ≤ 2.3A, di/dt ≤ 100A/μs, V_{DD} ≤ V_{(BR)DSS}, T_j ≤ T_{JMAX}

STD2NC70Z/STD2NC70Z-1

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	2.27	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W
Rthc-sink	Thermal Resistance Case-sink Typ	0.1	°C/W
T _I	Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	2.3	A
E _{AS}	Single Pulse Avalanche Energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)	165	mJ

ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0	700			V
ΔV _{DSS/ΔT_J}	Breakdown Voltage Temp. Coefficient	I _D = 1 mA, V _{GS} = 0		0.8		V/°C
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating, T _C = 125 °C			1 50	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ±20V			±10	μA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	3	4	5	V
R _{D(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 1.25 A		4.1	4.7	Ω
I _{D(on)}	On State Drain Current	V _{DS} > I _{D(on)} × R _{D(on)max} , V _{GS} = 10V	2.3			A

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} > I _{D(on)} × R _{D(on)max} , I _D = 1.25A		2		S
C _{iss}	Input Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		530		pF
C _{oss}	Output Capacitance			50		pF
C _{rss}	Reverse Transfer Capacitance			7		pF

ELECTRICAL CHARACTERISTICS (CONTINUED)
SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 350\text{ V}$, $I_D = 1.25\text{ A}$		14		ns
t_r	Rise Time	$R_G = 4.7\Omega$, $V_{GS} = 10\text{V}$ (see test circuit, Figure 3)		11		ns
Q_g	Total Gate Charge	$V_{DD} = 560\text{V}$, $I_D = 2.5\text{A}$,		17	24	nC
Q_{gs}	Gate-Source Charge	$V_{GS} = 10\text{V}$		4		nC
Q_{gd}	Gate-Drain Charge			7		nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{DD} = 560\text{V}$, $I_D = 2.5\text{ A}$,		16		ns
t_f	Fall Time	$R_G = 4.7\Omega$, $V_{GS} = 10\text{V}$		33		ns
t_c	Cross-over Time	(see test circuit, Figure 5)		40		ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain Current				2.3	A
$I_{SDM(2)}$	Source-drain Current (pulsed)				9.2	A
$V_{SD}(1)$	Forward On Voltage	$I_{SD} = 2.3\text{ A}$, $V_{GS} = 0$			1.6	V
t_{rr}	Reverse Recovery Time	$I_{SD} = 2.5\text{ A}$, $dI/dt = 100\text{A}/\mu\text{s}$,		175		ns
Q_{rr}	Reverse Recovery Charge	$V_{DD} = 27\text{V}$, $T_j = 150^\circ\text{C}$		0.6		μC
I_{RRM}	Reverse Recovery Current	(see test circuit, Figure 5)		7.5		A

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BV_{GSO}	Gate-Source Breakdown Voltage	$I_{GS} = \pm 1\text{mA}$ (Open Drain)	25			V
αT	Voltage Thermal Coefficient	$T = 25^\circ\text{C}$ Note(3)		1.3		$10^{-4}/^\circ\text{C}$
R_z	Dynamic Resistance	$I_D = 50\text{ mA}$, $V_{GS} = 0$		90		Ω

Note: 1. Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %.


2. Pulse width limited by safe operating area.

3. $\Delta V_{BV} = \alpha T (25^\circ\text{-}T) BV_{GSO}(25^\circ)$ **PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES**


The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the 25V Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

STD2NC70Z/STD2NC70Z-1


Safe Operating Area




Thermal Impedance




Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temp.



Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics



STD2NC70Z/STD2NC70Z-1

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




TO-252 (DPAK) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.20		2.40	0.087		0.094
A1	0.90		1.10	0.035		0.043
A2	0.03		0.23	0.001		0.009
B	0.64		0.90	0.025		0.035
B2	5.20		5.40	0.204		0.213
C	0.45		0.60	0.018		0.024
C2	0.48		0.60	0.019		0.024
D	6.00		6.20	0.236		0.244
E	6.40		6.60	0.252		0.260
G	4.40		4.60	0.173		0.181
H	9.35		10.10	0.368		0.398
L2		0.8			0.031	
L4	0.60		1.00	0.024		0.039
V2	0°		8°	0°		0°





TO-251 (IPAK) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A3	0.7		1.3	0.027		0.051
B	0.64		0.9	0.025		0.031
B2	5.2		5.4	0.204		0.212
B3			0.85			0.033
B5		0.3			0.012	
B6			0.95			0.037
C	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
E	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
H	15.9		16.3	0.626		0.641
L	9		9.4	0.354		0.370
L1	0.8		1.2	0.031		0.047
L2		0.8	1		0.031	0.039



0068771-E

DPAK FOOTPRINT**TUBE SHIPMENT (no suffix)*****TAPE AND REEL SHIPMENT (suffix "T4")***

* on sales type

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

©2000 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>