



256-Position I²C Compatible Digital Potentiometer

Preliminary Technical Data

AD5245

FEATURES

- 256 Position
- End-to-End Resistance 5k, 10k, 50k, 100k Ω
- Compact SOT23-8 (2.9 x 3mm) Package
- I²C Compatible Interface
- Extra Package address decode pin A0
- Power ON Reset to Midscale
- Single Supply +2.7V to +5.5V
- Low Temperature Coefficient 35ppm/ $^{\circ}$ C
- Low power, I_{DD}=5 μ A
- Wide Operating Temperature -40 $^{\circ}$ C to +125 $^{\circ}$ C

Applications

- Mechanical Potentiometer Replacement in new designs
- Transducer Adjustment of pressure, temperature, position, chemical and optical sensors
- RF Amplifier biasing
- Automotive Electronics Adjustment
- Gain Control and Offset Adjustment

GENERAL DESCRIPTION


The AD5245 provides a compact 2.9x3mm packaged solution for 256 position adjustment applications. This device performs the same electronic adjustment function as a mechanical potentiometer or a variable resistor. Available in four different end-to-end resistance values (5k, 10k, 50k, 100k Ω) these low temperature coefficient devices are ideal for high accuracy and stability variable resistance adjustments.

The wiper settings are controllable through the I²C compatible digital interface, which can also be used to read back the present wiper register control word. A command bit is available to reset the wiper position to center value, and another command bit causes the wiper to be positioned into shutdown mode.


The resistance between the wiper and either end point of the fixed resistor varies linearly with respect

to the digital code transferred into the RDAC latch¹. Operating from a 2.7 to 5.5 volt power supply consuming less than 5 μ A allows for usage in portable battery operated applications.

FUNCTIONAL DIAGRAM



PIN CONFIGURATION



Notes:

1. The terms digital potentiometers, VR, and RDAC are used interchangeably.

PRELIMINARY TECHNICAL DATA

256 Position Digital Potentiometer

AD5245

AD5245 ELECTRICAL CHARACTERISTICS 5K, 10K, 50K, 100KΩ VERSION ($V_{DD} = +5V \pm 10\%$, or $+3V \pm 10\%$, $V_A = +V_{DD}$, $V_B = 0V$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Units
DC CHARACTERISTICS RHEOSTAT MODE						
Resistor Differential Nonlinearity ²	R-DNL	R_{WB} , $V_A = \text{No Connect}$	-1	± 0.25	+1	LSB
Resistor Integral Nonlinearity ²	R-INL	R_{WB} , $V_A = \text{No Connect}$	-2	± 0.5	+2	LSB
Nominal Resistor Tolerance ³	ΔR_{AB}	$T_A = 25^\circ\text{C}$	-30		30	%
Resistance Temperature Coefficient	$R_{AB}/\Delta T$	$V_{AB} = V_{DD}$, Wiper = No Connect		35		ppm/ $^\circ\text{C}$
Wiper Resistance	R_W	$V_{DD} = +5V$		50	100	Ω
DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE Specifications apply to all VRs						
Resolution	N		8			Bits
Differential Nonlinearity ⁴	DNL		-1	$\pm 1/4$	+1	LSB
Integral Nonlinearity ⁴	INL		-2	$\pm 1/2$	+2	LSB
Voltage Divider Temperature Coefficient	$\Delta V_W/\Delta T$	Code = 80 _H		5		ppm/ $^\circ\text{C}$
Full-Scale Error	V_{WFSE}	Code = FF _H	-1.5	-0.5	+0	LSB
Zero-Scale Error	V_{WZSE}	Code = 00 _H	0	+0.5	+1.5	LSB
RESISTOR TERMINALS						
Voltage Range ⁵	$V_{A,B,W}$		V_{SS}		V_{DD}	V
Capacitance ⁶ A, B	$C_{A,B}$	$f = 1\text{ MHz}$, measured to GND, Code = 80 _H		45		pF
Capacitance ⁶ W	C_W	$f = 1\text{ MHz}$, measured to GND, Code = 80 _H		60		pF
Shutdown Supply Current ⁷	I_{DD_SD}	$V_{DD} = 5.5V$		0.01	5	μA
Common-Mode Leakage	I_{CM}	$V_A = V_B = V_{DD}/2$		1		nA
DIGITAL INPUTS & OUTPUTS						
Input Logic High	V_{IH}		2.4			V
Input Logic Low	V_{IL}				0.8	V
Input Logic High	V_{IH}	$V_{DD} = +3V$	2.1			V
Input Logic Low	V_{IL}	$V_{DD} = +3V$			0.6	V
Input Current	I_{IL}	$V_{IN} = 0V$ or $+5V$			± 1	μA
Input Capacitance ⁶	C_{IL}			5		pF
POWER SUPPLIES						
Logic Supply	V_{LOGIC}		2.7		5.5	V
Single-Supply Range	V_{DD_RANGE}	$V_{SS} = 0V$	-0.3		5.5	V
Supply Current	I_{DD}	$V_{IH} = +5V$ or $V_{IL} = 0V$		5		μA
Power Dissipation ⁸	P_{DISS}	$V_{IH} = +5V$ or $V_{IL} = 0V$, $V_{DD} = +5V$			0.2	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = +5V \pm 10\%$, Code = Midscale	-0.01	0.001	+0.01	%/%
DYNAMIC CHARACTERISTICS^{6,9}						
Bandwidth -3dB	BW_10K	$R_{AB} = 10K\Omega$, Code = 80 _H		600		KHz
Bandwidth -3dB	BW_50K	$R_{AB} = 50K\Omega$, Code = 80 _H		100		KHz
Total Harmonic Distortion	THD _W	$V_A = 1V_{rms}$, $V_B = 0V$, $f = 1\text{ KHz}$, $R_{AB} = 10K\Omega$		0.003		%
V_W Settling Time (10KΩ/50KΩ)	t_S	$V_A = 5V$, $V_B = 0V$, ± 1 LSB error band		2/9		μs
Resistor Noise Voltage Density	e_{N_WB}	$R_{WB} = 5K\Omega$, $R_S = 0$		9		nV/ $\sqrt{\text{Hz}}$

PRELIMINARY TECHNICAL DATA

256 Position Digital Potentiometer

AD5245

AD5245 ELECTRICAL CHARACTERISTICS 5K, 10K, 50K, 100KΩ VERSION ($V_{DD} = +5V \pm 10\%$, or

$+3V \pm 10\%$, $V_A = +V_{DD}$, $V_B = 0V$, $-40^\circ C < T_A < +125^\circ C$ unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Units
INTERFACE TIMING CHARACTERISTICS applies to all parts(Notes 6,12)						
SCL Clock Frequency	f_{SCL}				400	KHz
t_{BUF} Bus free time between STOP & START	t1		1.3			μs
$t_{HD,STA}$ Hold Time (repeated START)	t2	After this period the first clock pulse is generated	0.6			μs
t_{LOW} Low Period of SCL Clock	t3		1.3			μs
t_{HIGH} High Period of SCL Clock	t4		0.6		50	μs
$t_{SU,STA}$ Setup Time For START Condition	t5		0.6			μs
$t_{HD,DAT}$ Data Hold Time	t6				0.9	μs
$t_{SU,DAT}$ Data Setup Time	t7		100			ns
t_F Fall Time of both SDA & SCL signals	t8				300	ns
t_R Rise Time of both SDA & SCL signals	t9				300	ns
$t_{SU,STO}$ Setup time for STOP Condition	t10		0.6			μs

NOTES:

- Typicals represent average readings at $+25^\circ C$ and $V_{DD} = +5V$.
- Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
- $V_{AB} = V_{DD}$, Wiper (V_W) = No connect
- INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. $V_A = V_{DD}$ and $V_B = 0V$. DNL specification limits of $\pm 1LSB$ maximum are Guaranteed Monotonic operating conditions.
- Resistor terminals A,B,W have no limitations on polarity with respect to each other.
- Guaranteed by design and not subject to production test.
- Measured at the A terminal. A terminal is open circuited in shutdown mode.
- P_{DISS} is calculated from $(I_{DD} \times V_{DD})$. CMOS logic level inputs result in minimum power dissipation
- All dynamic characteristics use $V_{DD} = +5V$.
- See timing diagram for location of measured values. All input control voltages are specified with $t_R=t_F=2ns$ (10% to 90% of +3V) and timed from a voltage level of 1.5V. Switching characteristics are measured using $V_{LOGIC} = +5V$.
- The AD5245 contains 2532 transistors. Die Size: 30.7mil x 76.8 mil, 2358sq. mil.
- See timing diagram for location of measured values.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5245 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PRELIMINARY TECHNICAL DATA

256 Position Digital Potentiometer

AD5245

ABSOLUTE MAXIMUM RATINGS¹ ($T_A = +25^\circ\text{C}$, unless otherwise noted)

V_{DD} to GND.....	-0.3, +7V
V_A, V_B, V_W to GND	V_{DD}
I_{MAX}	$\pm 20\text{mA}^2$
Digital Inputs & Output Voltage to GND.....	0V, +7V
Operating Temperature Range	-40°C to $+125^\circ\text{C}$
Maximum Junction Temperature ($T_{J\text{ MAX}}$)	$+150^\circ\text{C}$
Storage Temperature	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering, 10 sec)	$+300^\circ\text{C}$
Thermal Resistance ³ θ_{JA} ,	
SOT23-8.....	230°C/W

NOTES

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance

3. Package Power Dissipation ($T_{J\text{ MAX}}-T_A$)/ θ_{JA}

ORDERING GUIDE

Model#	R (Ω)	Package Description	Package Option	Brand
AD5245BRJ5	5K	SOT23-8	RJ-8	D0G
AD5245BRJ10	10K	SOT23-8	RJ-8	D0H
AD5245BRJ50	50K	SOT23-8	RJ-8	D0J
AD5245BRJ100	100K	SOT23-8	RJ-8	D0K

256 Position Digital Potentiometer

AD5245

Write Mode:

S	0	1	0	1	1	0	A	W	A	X	R	S	D	X	X	X	X	X	A	D	D	D	D	D	D	D	A	P
Slave Address Byte								Instruction Byte								Data Byte												

Read Mode:

S	0	1	0	1	1	0	A	R	A	D	D	D	D	D	D	D	D	A	P
Slave Address Byte								Data Byte											

S = Start Condition
 P = Stop Condition
 A = Acknowledge
 X = Don't Care
 W = Write
 R = Read

RS = Reset wiper to Midscale 80_H
 SD = Shutdown connects wiper to B terminal and open circuits A terminal. It does not change contents of wiper register.
 D7,D6,D5,D4,D3,D2,D1,D0 = Data Bits




Figure 1. Detail Timing Diagram




Figure 2. Writing to the RDAC Register




Figure 3. Reading Data from a Previously Selected RDAC Register in Write Mode

PRELIMINARY TECHNICAL DATA


256 Position Digital Potentiometer

AD5245

TABLE 1: AD5245 PIN Descriptions

Pin	Name	Description
1	W	W Terminal
2	V _{DD}	Positive Power Supply
3	GND	Ground
4	SCL	Serial Clock Input, positive edge triggered
5	SDA	Serial Data Input/Output
6	A0	Programmable address bit 0 for multiple package decoding
7	B	B Terminal
8	A	A Terminal

PIN CONFIGURATION



OUTLINE DIMENSIONS

Dimensions shown in inches and (millimeters)

8-Lead Plastic Surface Mount Package (RT-8)

