


High Speed, 3.3 V/5 V Quad 2:1 Mux/Demux (4-Bit, 1 of 2) Bus Switch

ADG3257

FEATURES

100 ps Propagation Delay through the Switch 2 Ω Switches Connect Inputs to Outputs Data Rates up to 933 Mbps Single 3.3 V/5 V Supply Operation Level Translation Operation Ultralow Quiescent Supply Current (1 nA Typical) 3.5 ns Switching Standard '3257 Type Pinout

APPLICATIONS
Bus Switching
Bus Isolation
Level Translation
Memory Switching/Interleaving



LOGIC

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The ADG3257 is a CMOS bus switch comprised of four 2:1 multiplexers/demultiplexers with high impedance outputs. The device is manufactured on a CMOS process. This provides low power dissipation yet high switching speed and very low ON resistance, allowing the inputs to be connected to the outputs without adding propagation delay or generating additional ground bounce noise.

The ADG3257 operates from a single 3.3 V/5 V supply. The control logic for each switch is shown in Table I. These switches are bidirectional when ON. In the OFF condition, signal levels are blocked up to the supplies.

This bus switch is suited to both switching and level translation applications. It may be used in applications requiring level translation from 3.3 V to 2.5 V when powered from 3.3 V. Additionally, with a diode connected in series with 5 V $V_{\rm DD}$, the ADG3257 may also be used in applications requiring 5 V to 3.3 V level translation.

Table I. Truth Table

BE	S	Function
Н	X	DISABLE
L	L	$A = B_1$
L	Н	$A = B_2$

PRODUCT HIGHLIGHTS

- 1. 0.1 ns propagation delay through switch
- 2. 2 Ω switches connect inputs to outputs

BE

- 3. Bidirectional operation
- 4. Ultralow power dissipation
- 5. 16-lead QSOP package

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

$\label{eq:continuous} \textbf{ADG3257--SPECIFICATIONS}^1 \ \, (\textbf{V}_{\text{CC}} = 5.0 \ \textbf{V} \pm 10\%, \ \textbf{GND} = 0 \ \textbf{V}. \ \, \textbf{All specifications} \ \, \textbf{T}_{\text{MIN}} \ \, \text{to} \ \, \textbf{T}_{\text{MAX}}, \ \, \text{unless otherwise noted.})$

					B Version	
Parameter	Symbol	Conditions ²	Min	Typ^3	Max	Unit
DC ELECTRICAL CHARACTERISTICS						
Input High Voltage	V _{INH}		2.4			V
Input Low Voltage	V _{INL}		-0.3		+0.8	V
Input Leakage Current	I	$0 \le V_{IN} \le 5.5 \text{ V}$		± 0.01	± 1	μA
OFF State Leakage Current	I_{OZ}	$0 \le A, B \le V_{CC}$		± 0.01	±1	μA
ON State Leakage Current	I _{OZ}	$0 \le A, B \le V_{CC}$		± 0.01	±1	μA
Max Pass Voltage ⁴	$V_{\rm P}$	$V_{IN} = V_{CC} = 5 \text{ V}, I_{O} = -5 \mu A$	3.9	4.2	4.4	V
CAPACITANCE ⁴						
A Port OFF Capacitance	C _A OFF	f = 1 MHz		7		pF
B Port OFF Capacitance	C _B OFF	f = 1 MHz		5		pF
A, B Port ON Capacitance	C_A , C_B ON	f = 1 MHz		11		pF
Control Input Capacitance	C _{IN}	f = 1 MHz		4		pF
SWITCHING CHARACTERISTICS ⁴						
Propagation Delay A to B or B to A t _{PD}	t _{PHL} , t _{PLH} ⁵	$V_A = 0 \text{ V}, C_L = 50 \text{ pF}$			0.10	ns
Propagation Delay Matching ⁶	TILD TEIL	$V_A = 0 \text{ V}, C_L = 50 \text{ pF}$		0.0075	0.035	ns
Bus Enable Time BE to A or B	t _{PZH} , t _{PZL}	$C_{L} = 50 \text{ pF}, R_{L} = 500 \Omega$	1	5	7.5	ns
Bus Disable Time \overline{BE} to A or B	t_{PHZ}, t_{PLZ}	$C_{L} = 50 \text{ pF}, R_{L} = 500 \Omega$	1	3.5	7	ns
Bus Select Time S to A or B	-11125 -112	of 0.15-)-f				
Enable	t _{SEL_EN}	$C_{L} = 50 \text{ pF}, R_{L} = 500 \Omega$		8	12	ns
Disable	t _{SEL DIS}	$C_{L} = 50 \text{ pF}, R_{L} = 500 \Omega$		5	8	ns
Max Data Rate	SLL_DIS	$V_A = 2 V p-p$		933		Mbps
DIGITAL SWITCH						
ON Resistance	R _{ON}	$V_A = 0 V$				
	ON .	$I_0 = 48 \text{ mA}, 15 \text{ mA}, 8 \text{ mA}, T_A = 25^{\circ}\text{C}$		2	3	Ω
		$I_0 = 48 \text{ mA}, 15 \text{ mA}, 8 \text{ mA}$			4	Ω
		$V_A = 2.4 \text{ V}$				
		$I_0 = 48 \text{ mA}, 15 \text{ mA}, 8 \text{ mA}, T_A = 25^{\circ}\text{C}$		3	5	Ω
		$I_0 = 48 \text{ mA}, 15 \text{ mA}, 8 \text{ mA}$			6	Ω
ON Resistance Matching	ΔR_{ON}	$V_A = 0 \text{ V}$			-	
011 11000000000000000000000000000000000	ON	$48 \text{ mA}, 15 \text{ mA}, 8 \text{ mA}, T_A = 25^{\circ}\text{C}$		0.15	0.35	Ω
		$V_A = 0 \text{ V}, 48 \text{ mA}, 15 \text{ mA}, 8 \text{ mA}$		0.13	0.7	Ω
POWER REQUIREMENTS						
V _{CC}			3.0		5.5	v
Quiescent Power Supply Current	I_{CC}	Digital Inputs = 0 V or V_{CC}	5.0	0.001	1	μA
Increase in I _{CC} per Input ⁷	ΔI_{CC}	$V_{CC} = 5.5 \text{ V}$, One Input at 3.0 V;		0.001	•	" "
mercase in roo per impar		Others at V_{CC} or GND			200	1

Specifications subject to change without notice.

-2-REV. A

¹Temperature range is as follows: B Version: -40°C to +85°C.

²See Test Circuits and Waveforms.

 $^{^{3}}$ All typical values are at $T_{A} = 25^{\circ}$ C, unless otherwise noted.

⁴Guaranteed by design, not subject to production test.

⁵The digital switch contributes no propagation delay other than the RC delay of the typical R_{ON} of the switch and the load capacitance when driven by an ideal voltage source. Since the time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the digital switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

⁶Propagation delay matching between channels is calculated from ON resistance matching of worst-case channel combinations and load capacitance.

⁷This current applies to the control pins only and represents the current required to switch internal capacitance at the specified frequency. The A and B ports contribute no significant ac or dc currents as they transition. This parameter is guaranteed by design, not subject to production test.

 $\begin{tabular}{ll} \textbf{SPECIFICATIONS}^1 & (V_{CC} = 3.3 \ V \pm 10\%, \ GND = 0 \ V. \ All \ specifications \ T_{MIN} \ to \ T_{MAX}, \ unless \ otherwise \ noted.) \end{tabular}$

				B Version		
Parameter	Symbol	Conditions ²	Min	Typ ³		Unit
DC ELECTRICAL CHARACTERISTICS						
Input High Voltage	V_{INH}		2.0			V
Input Low Voltage	V _{INL}		-0.3		+0.8	V
Input Leakage Current	II	$0 \le V_{IN} \le 3.6 \text{ V}$		± 0.01	± 1	μA
OFF State Leakage Current	I _{OZ}	$0 \le A, B \le V_{CC}$		± 0.01	± 1	μA
ON State Leakage Current	I _{OZ}	$0 \le A, B \le V_{CC}$		± 0.01		μA
Max Pass Voltage ⁴	V _P	$V_{IN} = V_{CC} = 3.3 \text{ V}, I_{O} = -5 \mu\text{A}$	2.3	2.6	2.8	V
CAPACITANCE ⁴						
A Port OFF Capacitance	C _A OFF	f = 1 MHz		7		pF
B Port OFF Capacitance	C _B OFF	f = 1 MHz		5		pF
A, B Port ON Capacitance	C_A , C_B ON	f = 1 MHz		11		pF
Control Input Capacitance	C _{IN}	f = 1 MHz		4		pF
SWITCHING CHARACTERISTICS ⁴						
Propagation Delay A to B or B to A tpD	t _{PHL} , t _{PLH} ⁵	$V_A = 0 \text{ V}, C_L = 50 \text{ pF}$			0.10	ns
Propagation Delay Matching ⁶		$V_A = 0 \text{ V}, C_L = 50 \text{ pF}$		0.01	0.04	ns
Bus Enable Time BE to A or B	t _{PZH} , t _{PZL}	$C_{L} = 50 \text{ pF}, R_{L} = 500 \Omega$	1	5.5	9	ns
Bus Disable Time \overline{BE} to A or B	t_{PHZ} , t_{PLZ}	$C_{L} = 50 \text{ pF}, R_{L} = 500 \Omega$	1	4.5	8.5	ns
Bus Select Time S to A or B						
Enable	t _{SEL EN}	$C_L = 50 \text{ pF}, R_L = 500 \Omega$		8	12	ns
Disable	t _{SEL DIS}	$C_L = 50 \text{ pF}, R_L = 500 \Omega$		6	9	ns
Max Data Rate		$V_A = 2 V_{p-p}$		933		Mbps
DIGITAL SWITCH						
ON Resistance	R _{ON}	$V_A = 0 V$				
		$I_O = 15 \text{ mA}, 8 \text{ mA}, T_A = 25^{\circ}\text{C}$		2	4	Ω
					4.5	Ω
		$V_A = 1.7 \text{ V}, I_O = 15 \text{ mA}, T_A = 25^{\circ}\text{C}$		8	16.5	Ω
					18	Ω
		$V_A = 1.7 \text{ V}, I_O = 8 \text{ mA}, T_A = 25^{\circ}\text{C}$		7	14	Ω
					17	Ω
ON Resistance Matching	ΔR_{ON}	$V_A = 0 \text{ V}, 15 \text{ mA}, 8 \text{ mA}, T_A = 25^{\circ}\text{C}$		0.2	0.4	Ω
		$V_A = 0 \text{ V}, 15 \text{ mA}, 8 \text{ mA}$			0.8	Ω
POWER REQUIREMENTS						
V_{CC}			3.0		5.5	V
Quiescent Power Supply Current	I_{CC}	Digital Inputs = 0 V or V_{CC}		0.001	1	μA
Increase in I _{CC} per Input ⁷	ΔI_{CC}	V_{CC} = 3.3 V, One Input at 3.0 V;				
	1	Others at V _{CC} or GND			200	μA

NOTES

Specifications subject to change without notice.

REV. A -3-

¹Temperature range is as follows: B Version: -40°C to +85°C.

²See Test Circuits and Waveforms.

 $^{^3}$ All typical values are at $T_A = 25$ °C, unless otherwise noted.

⁴Guaranteed by design, not subject to production test.

⁵The digital switch contributes no propagation delay other than the RC delay of the typical R_{ON} of the switch and the load capacitance when driven by an ideal voltage source. Since the time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the digital switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

⁶Propagation delay matching between channels is calculated from ON resistance matching of worst-case channel combinations and load capacitance.

⁷This current applies to the control pins only and represents the current required to switch internal capacitance at the specified frequency. The A and B ports contribute no significant ac or dc currents as they transition. This parameter is guaranteed by design, not subject to production test.


ADG3257

ABSOLUTE MAXIMUM RATINGS*

$(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$
V_{CC} to GND0.3 V to +6 V
Digital Inputs to GND0.3 V to +6 V
DC Input Voltage0.3 V to +6 V
DC Output Current
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature 150°C
QSOP Package
θ_{IA} Thermal Impedance
Lead Temperature, Soldering (10 sec) 300°C
IR Reflow, Peak Temperature (<20 sec) 235°C

^{*}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS

Mnemonic	Description	
BE	Output Enable (Active Low)	
S	Port Select	
Ax	Port A, Inputs or Outputs	
Bx	Port B, Inputs or Outputs	

ORDERING GUIDE

Model	Temperature Range	Package Descriptions	Package Option
ADG3257BRQ	−40°C to +85°C	RQ = 0.15" Quarter Size Outline Package (QSOP)	RQ-16


CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG3257 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




-4- REV. A


Typical Performance Characteristics—ADG3257




TPC 1. ON Resistance vs. Input Voltage




TPC 2. ON Resistance vs. Input Voltage




TPC 3. ON Resistance vs. Input Voltage for Different Temperatures




TPC 4. ON Resistance vs. Input Voltage for Different Temperatures




TPC 5. I_{CC} vs. Enable Frequency




TPC 6. Max Pass Voltage



TPC 7. Max Pass Voltage




TPC 8. 622 Mbps Eye Diagram



TPC 9. 933 Mbps Eye Diagram

REV. A -5-

ADG3257



NOTES

PULSE GENERATOR FOR ALL PULSES: $t_F < 2.5 ns$, $t_R < 2.5 ns$. $^2C_L = INCLUDES BOARD, STRAY, AND LOAD CAPACITANCES. <math>^3R_T \mid S$ THE TERMINATION RESISTOR; SHOULD BE EQUAL TO Z_{OUT} OF THE PULSE GENERATOR.

Figure 1. Load Circuit




Figure 2. Propagation Delay




Figure 3. Select, Enable, and Disable Times

Table II. Switch S1 Condition

Test	S1
t _{PLH} , t _{PHL} t _{PLZ} , t _{PZL} t _{PHZ} , t _{PZH} t _{SEL}	$\begin{array}{c} \text{OPEN} \\ 2\times V_{CC} \\ \text{GND} \\ \text{OPEN} \end{array}$

Table III. Test Conditions

Symbol	$V_{\rm CC}$ = 5 V ±10%	$V_{CC} = 3.3 \text{ V} \pm 10\%$	Unit
$R_{\rm L}$	500	500	Ω
${ m V}_{\Delta}$	300	300	mV
C_L	50	50	pF

APPLICATIONS

Mixed Voltage Operation, Level Translation

Bus switches can be used to provide a solution for mixed voltage systems where interfacing bidirectionally between 5 V and 3 V devices is required. To interface between 5 V and 3.3 V buses, an external diode is placed in series with the 5 V power supply as shown in Figure 4.




Figure 4. Level Translation Between 5 V and 3.3 V Devices

The diode drops the internal gate voltage down to 4.3 V. The bus switch limits the voltage present on the output to $V_{\rm CC}$ – external diode drop = $V_{\rm TH}$.

Therefore, assuming a diode drop of 0.7 V and a V_{TH} of 1 V, the output voltage would be limited to 3.3 V with a logic high.




Figure 5. Input Voltage to Output Voltage

Similarly, the device could be used to translate bidirectionally between 3.3 V to 2.5 V systems. In this case, there is no need for an external diode. The internal V_{TH} drop is 1 V, so with a V_{CC} = 3.3 V the bus switch will limit the output voltage to V_{CC} – 1 V = 2.3 V.




Figure 6. 3.3 V to 2.5 V Level Translation Using the ADG3257 Bus Switch

Memory Switching

This quad bus switch may be used to allow switching between different memory banks, thus allowing additional memory and decreasing capacitive loading. Figure 7 illustrates the ADG3257 in such an application.





Figure 7. Allows Additional Memory Modules without Added Drive or Delay

REV. A -7-

OUTLINE DIMENSIONS

16-Lead QSOP (RQ-16)

Dimensions shown in inches and (millimeters)



Revision History

Location	Page
06/02—Data Sheet changed from REV. 0 to REV. A.	
Edits to FEATURES	1

-8- REV. A