



1.2 V Ultralow Power High PSRR Voltage Reference

ADR280

FEATURES

- 1.2 V Precision Output
- Excellent Line Regulation, 2 ppm/V Typical
- High Power Supply Ripple Rejection, -80 dB at 220 Hz
- Ultralow Power, Supply Current 16 μ A Maximum
- Temperature Coefficient, 40 ppm/ $^{\circ}$ C Maximum
- Low Noise, 12.5 nV/ $\sqrt{\text{Hz}}$ Typical
- Operating Supply Range, 2.4 V to 5.5 V
- Compact 3-Lead SOT-23 and SC70 Packages

APPLICATIONS

- GSM, GPRS, 3G Mobile Stations
- Portable Battery-Operated Electronics
- Low Voltage Converter References
- Wireless Devices

GENERAL DESCRIPTION


The ADR280 is a 1.2 V band gap core reference with excellent line regulation and power supply rejection designed specifically for applications experiencing heavy dynamic supply variations, such as data converter references in GSM, GPRS, and 3G mobile station applications. Devices such as the AD6535, which has an analog baseband IC with on-board baseband and audio codecs, voltage regulators, and battery charger, rely on the ADR280's ability to reject input battery voltage variations during RF power amplifier activity.

In addition to mobile stations, the ADR280 is suitable for a variety of general-purpose applications. Most band gap references include internal gain for specific outputs, which simplifies the user's design but compromises on the cost, form factor, and flexibility. The ADR280, on the other hand, optimizes the band gap core voltage and allows users to tailor the voltage, current, or transient response by simply adding their preferred op amps.

The ADR280 operates on a wide supply voltage range from 2.4 V to 5.5 V. It is available in compact 3-lead SOT-23 and SC70 packages. The device is specified over the extended industrial temperature range of -40°C to $+85^{\circ}\text{C}$.

PIN CONFIGURATIONS

3-Lead SOT-23
(RT Suffix)



3-Lead SC70
(KS Suffix)





Figure 1. Line Regulation vs. Temperature

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

ADR280—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS ($V_{IN} = 2.55\text{ V to }5.5\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
Output Voltage ²	V_{OUT}		1.195	1.200	1.205	V
Temperature Coefficient	TCV _O	$0^\circ\text{C} < T_A < 50^\circ\text{C}$		5	20	ppm/ $^\circ\text{C}$
		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$		10	40	ppm/ $^\circ\text{C}$
Line Regulation	$\Delta V_{OUT}/\Delta V_{IN}$	$2.55\text{ V} < V_{IN} < 5.5\text{ V}$, No Load		2	12	ppm/V
Supply Current	I_{IN}	$2.4\text{ V} < V_{IN} < 5.5\text{ V}$, No Load		10	16	μA
Ground Current	I_{GND}	V– Grounded, $I_{LOAD} = 10\text{ }\mu\text{A}$		12	20	μA
Input Voltage Range	V_{IN}		2.4		5.5	V
Operating Temperature Range	T_A		–40		+85	$^\circ\text{C}$
Nominal Load Capacitance	C_{OUT}		1			μF
Output Noise Voltage	V_N	$f = 10\text{ Hz to }10\text{ kHz}$		12.5		μVrms
Output Noise Density	e_N	$f = 400\text{ kHz}$		12.5		$\text{nV}/\sqrt{\text{Hz}}$
Power Supply Ripple Rejection ³	PSRR	$I_{LOAD} = 10\text{ }\mu\text{A}$		–80		dB
Start-Up Time	t_{ON}			2		ms

NOTES

¹Typical values represent average readings taken at room temperature.

²Conditions: $2.4\text{ V} < V_{IN} < 5.5\text{ V}$, $0\text{ }\mu\text{A} < I_{OUT} < 10\text{ }\mu\text{A}$, $-40^\circ\text{C} < T_A < +85^\circ\text{C}$.

³Power supply ripple rejection measurement applies to a changing input voltage (V_{IN}) waveform with a nominal 3.6 V baseline that drops to a 3 V value for 380 μs at a 4.6 ms repetition rate.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS^{1, 2}

Supply Voltage 6 V

Storage Temperature Range -65°C to $+150^\circ\text{C}$

Operating Temperature Range -40°C to $+85^\circ\text{C}$

Junction Temperature Range -65°C to $+150^\circ\text{C}$

Lead Temperature Range (Soldering, 60 Sec) 300°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections

of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

² Absolute Maximum Ratings apply at 25°C , unless otherwise noted.

THERMAL RESISTANCE

Package Type	θ_{JA} *	θ_{JC}	Unit
SOT-23	230	146	$^\circ\text{C}/\text{W}$
SC70	376	102	$^\circ\text{C}/\text{W}$

* θ_{JA} is specified for the worst-case conditions, i.e., θ_{JA} is specified for device soldered in circuit board for surface-mount packages.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Top Mark	Output Voltage (V)	Number of Parts per Reel
ADR280ART-R2	-40°C to $+85^\circ\text{C}$	SOT-23	RT-3	RBA	1.200	250
ADR280ART-REEL7	-40°C to $+85^\circ\text{C}$	SOT-23	RT-3	RBA	1.200	3,000
ADR280ART-REEL	-40°C to $+85^\circ\text{C}$	SOT-23	RT-3	RBA	1.200	10,000
ADR280AKS-R2	-40°C to $+85^\circ\text{C}$	SC70	KS-3	RBA	1.200	250
ADR280AKS-REEL7	-40°C to $+85^\circ\text{C}$	SC70	KS-3	RBA	1.200	3,000
ADR280AKS-REEL	-40°C to $+85^\circ\text{C}$	SC70	KS-3	RBA	1.200	10,000


PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic		Description
	SOT-23	SC70	
1	V+	V_{OUT}	High Supply Voltage Input
2	V_{OUT}	V+	Output Voltage
3	V–	V–	Low Supply Voltage Input


CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADR280 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


PIN CONFIGURATIONS




Typical Performance Characteristics—ADR280




TPC 1. V_{OUT} vs. Temperature




TPC 4. Noise Voltage Peak-to-Peak 10 Hz to 10 kHz




TPC 2. Supply Current vs. Temperature




TPC 5. Output Noise Density Plot
($V_{IN} = 3.6\text{ V}$, $C_{OUT} = 1\text{ }\mu\text{F}$, $C_{IN} = 1\text{ }\mu\text{F}$)



TPC 3. Line Regulation vs. Temperature



TPC 6. Voltage Noise Density 0 Hz to 100 kHz



TPC 7. Settling Time

THEORY OF OPERATION

The ADR280 provides the basic core 1.2V band gap reference. It contains two NPN transistors, Q9 and Q17, with their emitter areas scaled in a fixed ratio. The difference in their V_{be} s produces a PTAT (proportional to absolute temperature) voltage that cancels the CTAT (complementary to absolute temperature) Q9 V_{be} voltage. As a result, a core band gap voltage that is almost a constant 1.2V over temperature is generated (see Figure 2). Precision laser trimming of the internal resistors and other proprietary circuit techniques are used to enhance the initial accuracy, temperature curvature, and temperature drift performance.




Figure 2. Simplified Architecture

APPLICATIONS

The ADR280 should be decoupled with a 0.1 μ F ceramic cap at the output for optimum stability. It is also good practice to include 0.1 μ F ceramic caps at the IC supply pin. These capacitors should be mounted close to their respective pins (see Figure 3).




Figure 3. Basic Configuration

The low supply voltage input pin V_{-} can be elevated above ground; a 1.2V differential voltage can therefore be established above V_{-} (see Figure 4).




Figure 4. Floating References

The ADR280 provides the core 1.2 V band gap voltage and is able to drive a maximum load of only 100 μA . Users can simply buffer the output for high current or sink/source current applications, such as ADC or LCD driver references (see Figure 5).




Figure 5. Buffered Output

Users can also tailor any specific need for voltage and dynamics with an external op amp and discrete components (see Figure 5). Depending on the specific op amp and PCB layout, it may be necessary to add a compensation capacitor, C2, to prevent gain peaking and oscillation. The exact value of C2 needed requires some trial and error but usually falls in the range of a few pF.




Figure 6. 1.8 V Reference

LOW COST, LOW POWER CURRENT SOURCE

Because of its low power characteristics, the ADR280 can be converted to a current source with just a setting resistor. In addition to the ADR280 current capability, the supply voltage and the load limit the maximum current. The circuit in Figure 7 produces 100 μA with 2 V compliance at 5 V supply. The load current is the sum of I_{SET} and I_{GND} . I_{GND} will increase slightly with load; an R_{SET} of 13.6 k Ω yields 100 μA of load current.




Figure 7. Low Cost Current Source

Precision Low Power Current Source

By adding a buffer to redirect the I_{GND} in Figure 8, a current can be precisely set by R_{SET} with the equation $I_L = 1.2 \text{ V} / R_{\text{SET}}$.




Figure 8. Precision Low Power Current Source

Boosted Current Source

Adding one more buffer to the previous circuit boosts the current to the level that is limited only by the buffer U2 current handling capability (see Figure 9).




Figure 9. Precision Current Source

ADR280

Negative Reference

A negative reference can be precisely configured without using any expensive tight tolerance resistors, as shown in Figure 10. The voltage difference between V_{OUT} and V^- is 1.2 V. Since V_{OUT} is at virtual ground, U2 will close the loop by forcing the V^- pin to be the negative reference output.




Figure 10. Negative Reference

Boosted Reference with Scalable Output

A precision user defined output with boosted current capability can be implemented with the circuit shown in Figure 11. In this circuit, U2 forces V_O to be equal to $V_{REF} \times (1 + R2/R1)$ by regulating the turn-on of M1; the load current is therefore furnished by the 5 V supply. For higher output voltage, U2 must be changed and the supply voltage of M1 and U2 must also be elevated and separated from the U1 input voltage. In this configuration, a 100 mA load is achievable at a 5 V supply. The higher the supply voltage, the lower the current handling is because of the heat generated on the MOSFET. For heavy capacitive loads, additional buffering is needed at the output to enhance the transient response.




Figure 11. 2.5 V Boosted Reference

GSM and 3G Mobile Station Applications

The ADR280 voltage reference is ideal for use with analog baseband ICs in GSM and 3G mobile station applications. Figure 12 illustrates the use of the ADR280 with the AD6535 GSM analog baseband. The AD6535 provides all of the data converters and power management functions needed to implement a GSM mobile station, including baseband and audio codecs, voltage regulators, and a battery charger. Besides low current consumption and a small footprint, the ADR280 is optimized for excellent power supply rejection ratio (PSRR) necessary for optimum AD6535 device performance when the main battery voltage fluctuates during RF power amplifier activity.





Figure 12. GSM Mobile Station Application

OUTLINE DIMENSIONS

3-Lead Small Outline Transistor Package [SOT-23] (RT-3)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS TO-236AB


Tape and Reel Dimensions (RT-3)

Dimensions shown in millimeters



3-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-3)

Dimensions shown in millimeters



ADR280

Revision History

Location	Page
6/03—Data Sheet changed from REV. 0 to REV. A.	
Added SC70 package	Universal
Changes to FEATURES	1
Changes to GENERAL DESCRIPTION	1
Changes to SPECIFICATIONS	2
Changes to ORDERING GUIDE	2
Changes to TPCs 4, 6, and 7	3
Updated SOT-23 OUTLINE DIMENSIONS	7

C03065-0-6/03(A)