



## 8XC196NP COMMERCIAL CHMOS 16-BIT MICROCONTROLLER

- 25 MHz Operation at 4.5–5.5 Volts
- 1 Mbyte of Linear Address Space
- Optional 4 Kbytes of ROM
- 1000 Bytes of Register RAM
- Register-register Architecture
- 32 I/O Port Pins
- 16 Prioritized Interrupt Sources
- 4 External Interrupt Pins and NMI Pin
- 2 Flexible 16-bit Timer/Counters with Quadrature Counting Capability
- 3 Pulse-width Modulator (PWM) Outputs with High Drive Capability
- Full-duplex Serial Port with Dedicated Baud-rate Generator
- Peripheral Transaction Server
- Event Processor Array (EPA) with 4 High-speed Capture/Compare Channels
- Chip-select Unit
  - 6 Chip Select Pins
  - Dynamic Demultiplexed/Multiplexed Address/Data Bus for Each Chip Select
  - Programmable Wait States (0, 1, 2, or 3) for Each Chip Select
  - Programmable Bus Width (8- or 16-bit) for Each Chip Select
  - Programmable Address Range for Each Chip Select
- 1.12  $\mu$ s  $16 \times 16$  Unsigned Multiplication
- 1.92  $\mu$ s  $32/16$  Unsigned Division
- 100-pin SQFP or 100-pin QFP Package
- Complete System Development Support
- High-speed CHMOS Technology

---

The 8XC196NP is a member of Intel's 16-bit MCS<sup>®</sup> 96 microcontroller family. The device features 1 Mbyte of linear address space, a demultiplexed bus, and a chip-select unit. The external bus can dynamically switch between multiplexed and demultiplexed operation. When operating at 25 MHz in demultiplexed mode, the 8XC196NP can access a 100 ns memory device with zero wait states. The 8XC196NP is available without ROM (80C196NP) or with 4 Kbytes of ROM (83C196NP).




Figure 1. 8XC196NP Block Diagram

## PROCESS INFORMATION

This device is manufactured on P648, a CHMOS IV process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook* (order number 210997).

All thermal impedance data is approximate for static air conditions at 1 watt of power dissipation. Values will change depending on operating conditions and the application. The Intel *Packaging Handbook* (order number 240800) describes Intel's thermal impedance test methodology.

Table 1. Thermal Characteristics

Package Type	$\theta_{JA}$	$\theta_{JC}$
100-pin SQFP	55°C/W	14°C/W
100-pin QFP	56°C/W	16°C/W




Figure 2. The 8XC196NP Family Nomenclature

Table 2. Description of Product Nomenclature


Parameter	Options	Description
Temperature and Burn-in Options	no mark	Commercial operating temperature range (0°C to 70°C) with Intel standard burn-in.
Packaging Options	S SB	QFP SQFP
Program-memory Options	0 3	No ROM ROM
Process Information	C	CHMOS
Product Family	196NP	
Device Speed	no mark	25 MHz

Table 3. 8XC196NP Memory Map

Address (Note 1)	Description	Notes
FF FFFFH FF 3000H	External device (memory or I/O) connected to address/data bus	9
FF 2FFFH FF 2000H	Internal ROM or external device (memory or I/O) connected to address/data bus (determined by EA# pin)	2,9
FF 1FFFH FF 0000H	External device (memory or I/O) connected to address/data bus	3,9
FE FFFFH 0F 0000H	Overlaid memory (reserved for future devices)	3,9
0E FFFFH 01 0000H	896 Kbytes of external device (memory or I/O) connected to address/data bus	9
00 FFFFH 00 3000H	External device (memory or I/O) connected to address/data bus	9
00 2FFFH 00 2000H	External device (memory or I/O) connected to address/data bus or remapped internal ROM	5, 6,9
00 1FFFH 00 1FE0H	Memory-mapped peripheral special-function registers (SFRs)	4, 7,9
00 1FDFH 00 1F00H	Internal peripheral special-function registers (SFRs)	4, 7, 10
00 1EFFH 00 0400H	External device (memory or I/O) (reserved for future devices)	6
00 03FFH 00 0100H	Upper register file (general-purpose register RAM)	8, 10
00 00FFH 00 0018H	Lower register file (general-purpose register RAM and stack pointer)	8, 11
00 0017H 00 0000H	Lower register file (CPU SFRs)	4, 7, 8, 11

**NOTES:**

- Internally, there are 24 address bits (A23:0); however, only 20 address lines (A19:0) are bonded out. The external address space is 1 Mbyte (00000–FFFFFH).
- The 8XC196NP resets to internal address FF2080H (FF2080H in internal ROM or F2080H in external memory).
- Do not locate code in addresses xF0000–xF00FFH. These addresses are reserved for the ICE in-circuit emulator. Unless otherwise noted, write 0FFH to reserved memory locations.
- Unless otherwise noted, write 0 to reserved SFR bits.
- These areas are mapped into internal ROM if the REMAP bit (CCB1.2) is set and EA# is at logic 1. Otherwise, they are mapped to external memory.
- WARNING:** The contents or functions of these memory locations may change with future device revisions, in which case a program that relies on one or more of these locations may not function properly. Refer to the *8XC196NP User's Manual* or *8XC196NP Quick Reference* for SFR descriptions.
- Code executed in locations 000000H to 0003FFH will be forced external.
- Address with indirect, indexed, or extended modes.
- Address with indirect, indexed, or extended modes or through register windows.
- Address with direct, indirect, indexed, or extended modes.



A2348-04

Figure 3. 8XC196NP 100-pin SQFP Package

Table 4. 8XC196NP 100-pin SQFP Pin Assignment

Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	RESET#	26	EXTINT3/P3.7	51	CLKOUT/P2.7	76	WR#/WRL#
2	NMI	27	EPA0/P1.0	52	NC <sup>†</sup>	77	EPORT.3/A19
3	EA#	28	V <sub>CC</sub>	53	V <sub>SS</sub>	78	EPORT.2/A18
4	A0	29	EPA1/P1.1	54	XTAL2	79	V <sub>SS</sub>
5	A1	30	EPA2/P1.2	55	XTAL1	80	V <sub>CC</sub>
6	V <sub>CC</sub>	31	EPA3/P1.3	56	V <sub>SS</sub>	81	EPORT.1/A17
7	V <sub>SS</sub>	32	T1CLK/P1.4	57	NC <sup>†</sup>	82	EPORT.0/A16
8	A2	33	T1DIR/P1.5	58	A15	83	AD15
9	A3	34	V <sub>CC</sub>	59	A14	84	AD14
10	A4	35	T2CLK/P1.6	60	A13	85	AD13
11	A5	36	V <sub>SS</sub>	61	A12	86	AD12
12	A6	37	T2DIR/P1.7	62	A11	87	AD11
13	A7	38	PWM0/P4.0	63	A10	88	AD10
14	V <sub>CC</sub>	39	PWM1/P4.1	64	A9	89	AD9
15	V <sub>SS</sub>	40	PWM2/P4.2	65	A8	90	V <sub>SS</sub>
16	NC <sup>†</sup>	41	P4.3	66	V <sub>SS</sub>	91	AD8
17	NC <sup>†</sup>	42	V <sub>CC</sub>	67	V <sub>CC</sub>	92	V <sub>CC</sub>
18	CS0#/P3.0	43	V <sub>SS</sub>	68	V <sub>SS</sub>	93	AD7
19	CS1#/P3.1	44	TXD/P2.0	69	ONCE	94	AD6
20	CS2#/P3.2	45	RXD/P2.1	70	RPD	95	AD5
21	CS3#/P3.3	46	EXTINT0/P2.2	71	READY	96	AD4
22	V <sub>SS</sub>	47	BREQ#/P2.3	72	INST	97	AD3
23	CS4#/P3.4	48	EXTINT1/P2.4	73	ALE	98	AD2
24	CS5#/P3.5	49	HOLD#/P2.5	74	BHE#/WRH#	99	AD1
25	EXTINT2/P3.6	50	HLDA#/P2.6	75	RD#	100	AD0

<sup>†</sup> To be compatible with future versions of the Nx family, tie the no connection (NC) pins as follows: Pin 57 = V<sub>SS</sub>, Pin 16 = V<sub>CC</sub>, Pin 17 = V<sub>SS</sub> (5 volts on this pin will enable a clock doubler on future devices), and Pin 52 = V<sub>CC</sub>.

Table 5. 100-pin SQFP Pin Assignment Arranged by Functional Categories

Address & Data		Address & Data (cont)		Input/Output		Power & Ground	
Name	Pin	Name	Pin	Name	Pin	Name	Pin
A0	4	AD13	85	CS0#/P3.0	18	V <sub>CC</sub>	6
A1	5	AD14	84	CS1#/P3.1	19	V <sub>CC</sub>	14
A2	8	AD15	83	CS2#/P3.2	20	V <sub>CC</sub>	28
A3	9			CS3#/P3.3	21	V <sub>CC</sub>	34
A4	10			CS4#/P3.4	23	V <sub>CC</sub>	42
A5	11			CS5#/P3.5	24	V <sub>CC</sub>	67
A6	12			EPA0/P1.0	27	V <sub>CC</sub>	80
A7	13			EPA1/P1.1	29	V <sub>CC</sub>	92
A8	65			EPA2/P1.2	30	V <sub>SS</sub>	7
A9	64			EPA3/P1.3	31	V <sub>SS</sub>	15
A10	63			EP0RT.0	82	V <sub>SS</sub>	22
A11	62			EP0RT.1	81	V <sub>SS</sub>	36
A12	61			EP0RT.2	78	V <sub>SS</sub>	43
A13	60			EP0RT.3	77	V <sub>SS</sub>	53
A14	59			P2.2	46	V <sub>SS</sub>	56
A15	58			P2.3	47	V <sub>SS</sub>	66
A16	82			P2.4	48	V <sub>SS</sub>	68
A17	81			P2.5	49	V <sub>SS</sub>	79
A18	78			P2.6	50	V <sub>SS</sub>	90
A19	77			P2.7	51		
AD0	100			P3.6	25		
AD1	99			P3.7	26		
AD2	98			P4.3	41		
AD3	97			PWM0/P4.0	38		
AD4	96			PWM1/P4.1	39		
AD5	95			PWM2/P4.2	40		
AD6	94			RXD/P2.1	45		
AD7	93			T1CLK/P1.4	32		
AD8	91			T1DIR/P1.5	33		
AD9	89			T2CLK/P1.6	35		
AD10	88			T2DIR/P1.7	37		
AD11	87			TXD/P2.0	44		
AD12	86						
		<b>Bus Control &amp; Status</b>					
		<b>Name</b>	<b>Pin</b>				
		ALE	73				
		BHE#/WRH#	74				
		BREQ#	47				
		HOLD#	49				
		HLDA#	50				
		INST	72				
		RD#	75				
		READY	71				
		WR#/WRL#	76				
		<b>Processor Control</b>					
		<b>Name</b>	<b>Pin</b>				
		CLKOUT	51				
		EA#	3				
		EXTINT0	46				
		EXTINT1	48				
		EXTINT2	25				
		EXTINT3	26				
		NMI	2				
		ONCE	69				
		RESET#	1				
		RPD	70				
		XTAL1	55				
		XTAL2	54				
						<b>No Connection</b>	
						<b>Name</b>	<b>Pin</b>
						NC	16
						NC	17
						NC	52
						NC	57




Figure 4. 8XC196NP 100-pin QFP Package

**Table 6. 8XC196NP 100-pin QFP Pin Assignment**

Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	AD0	26	EXTINT2/P3.6	51	HOLD#/P2.5	76	RD#
2	No Connection	27	No Connection	52	HLDA#/P2.6	77	WR#/WRL#
3	RESET#	28	EXTINT3/P3.7	53	No Connection	78	EPORT.3/A19
4	NMI	29	EPA0/P1.0	54	CLKOUT/P2.7	79	EPORT.2/A18
5	EA#	30	V <sub>CC</sub>	55	V <sub>SS</sub>	80	V <sub>SS</sub>
6	A0	31	EPA1/P1.1	56	XTAL2	81	V <sub>CC</sub>
7	A1	32	EPA2/P1.2	57	XTAL1	82	EPORT.1/A17
8	V <sub>CC</sub>	33	EPA3/P1.3	58	V <sub>SS</sub>	83	EPORT.0/A16
9	V <sub>SS</sub>	34	T1CLK/P1.4	59	A15	84	AD15
10	A2	35	T1DIR/P1.5	60	A14	85	AD14
11	A3	36	V <sub>CC</sub>	61	A13	86	AD13
12	A4	37	T2CLK/P1.6	62	A12	87	AD12
13	A5	38	V <sub>SS</sub>	63	A11	88	AD11
14	A6	39	T2DIR/P1.7	64	A10	89	AD10
15	A7	40	PWM0/P4.0	65	A9	90	AD9
16	V <sub>CC</sub>	41	PWM1/P4.1	66	A8	91	V <sub>SS</sub>
17	V <sub>SS</sub>	42	PWM2/P4.2	67	V <sub>SS</sub>	92	AD8
18	No Connection	43	P4.3	68	V <sub>CC</sub>	93	V <sub>CC</sub>
19	CS0#/P3.0	44	V <sub>CC</sub>	69	V <sub>SS</sub>	94	AD7
20	CS1#/P3.1	45	V <sub>SS</sub>	70	ONCE	95	AD6
21	CS2#/P3.2	46	TXD/P2.0	71	RPD	96	AD5
22	CS3#/P3.3	47	RXD/P2.1	72	READY	97	AD4
23	V <sub>SS</sub>	48	EXTINT0/P2.2	73	INST	98	AD3
24	CS4#/P3.4	49	BREQ#/P2.3	74	ALE	99	AD2
25	CS5#/P3.5	50	EXTINT1/P2.4	75	BHE#/WRH#	100	AD1

Table 7. 100-pin QFP Pin Assignment Arranged by Functional Categories

Address & Data		Address & Data (cont)		Input/Output		Power & Ground	
Name	Pin	Name	Pin	Name	Pin	Name	Pin
A0	6	AD13	86	CS0#/P3.0	19	V <sub>CC</sub>	8
A1	7	AD14	85	CS1#/P3.1	20	V <sub>CC</sub>	16
A2	10	AD15	84	CS2#/P3.2	21	V <sub>CC</sub>	30
A3	11			CS3#/P3.3	22	V <sub>CC</sub>	36
A4	12			CS4#/P3.4	24	V <sub>CC</sub>	44
A5	13			CS5#/P3.5	25	V <sub>CC</sub>	68
A6	14			EPA0/P1.0	29	V <sub>CC</sub>	81
A7	15			EPA1/P1.1	31	V <sub>CC</sub>	93
A8	66			EPA2/P1.2	32	V <sub>SS</sub>	9
A9	65			EPA3/P1.3	33	V <sub>SS</sub>	17
A10	64			EPORT.0	83	V <sub>SS</sub>	23
A11	63			EPORT.1	82	V <sub>SS</sub>	38
A12	62			EPORT.2	79	V <sub>SS</sub>	45
A13	61			EPORT.3	78	V <sub>SS</sub>	55
A14	60			P2.2	48	V <sub>SS</sub>	58
A15	59			P2.3	49	V <sub>SS</sub>	67
A16	83			P2.4	50	V <sub>SS</sub>	69
A17	82			P2.5	51	V <sub>SS</sub>	80
A18	79			P2.6	52	V <sub>SS</sub>	81
A19	78			P2.7	54	V <sub>SS</sub>	91
AD0	1			P3.6	26		
AD1	100			P3.7	28		
AD2	99			P4.3	43		
AD3	98			PWM0/P4.0	40		
AD4	97			PWM1/P4.1	41		
AD5	96			PWM2/P4.2	42		
AD6	95			RXD/P2.1	47		
AD7	94			T1CLK/P1.4	34		
AD8	92			T1DIR/P1.5	35		
AD9	90			T2CLK/P1.6	37		
AD10	89			T2DIR/P1.7	39		
AD11	88			TXD/P2.0	46		
AD12	87						

Bus Control & Status	
Name	Pin
ALE	74
BHE#/WRH#	75
BREQ#	49
HOLD#	51
HLDA#	52
INST	73
RD#	76
READY	72
WR#/WRL#	77

Processor Control	
Name	Pin
CLKOUT	54
EA#	5
EXTINT0	48
EXTINT1	50
EXTINT2	26
EXTINT3	28
NMI	4
ONCE	70
RESET#	3
RPD	71
XTAL1	57
XTAL2	56

No Connection	
Name	Pin
NC	2
NC	18
NC	27
NC	53

PIN DESCRIPTIONS

Table 8. Pin Descriptions

Name	Type	Description	Multiplexed with
A15:0	I/O	System Address Bus These address lines provide address bits 0–15 during the entire external memory cycle during both multiplexed and demultiplexed bus modes.	—
A19:16	I/O	Address Lines 16–19 These address lines provide address bits 16–19 during the entire external memory cycle, supporting extended addressing of the 1-Mbyte address space.  Internally, there are 24 address bits; however, only 20 address lines (A19:0) are bonded out. The external address space is 1 Mbyte (00000–FFFFFFH) and the internal address space is 16 Mbytes (000000–FFFFFFH). The 8XC196NP resets to internal address FF2080H (FF2080H in internal ROM or F2080H in external memory).	EPORT.3:0
AD15:0	I/O	Address/Data Lines The function of these pins depends on the bus size and mode.  <b>16-bit Multiplexed Bus Mode:</b> AD15:0 drive address bits 0–15 during the first half of the bus cycle and drive or receive data during the second half of the bus cycle. <b>8-bit Multiplexed Bus Mode:</b> AD15:8 drive address bits 8–15 during the entire bus cycle. AD7:0 drive address bits 0–7 during the first half of the bus cycle and drive or receive data during the second half of the bus cycle. <b>16-bit Demultiplexed Mode:</b> AD15:0 drive or receive data during the entire bus cycle. <b>8-bit Demultiplexed Mode:</b> AD7:0 drive or receive data during the entire bus cycle. AD15:8 drive the data that is currently on the high byte of the internal bus.	—
ALE	O	Address Latch Enable This active-high output signal is asserted only during external memory cycles. ALE signals the start of an external bus cycle and indicates that valid address information is available on the system address/data bus (A19:16 and AD15:0 for a multiplexed bus; A19:0 for a demultiplexed bus). ALE differs from ADV# in that it does not remain active during the entire bus cycle.  An external latch can use this signal to demultiplex the address bits 0–15 from the address/data bus in multiplexed mode.	—

Table 8. Pin Descriptions (Continued)

Name	Type	Description	Multiplexed with												
BHE#	O	<p>Byte High Enable</p> <p>The chip configuration register 0 (CCR0) determines whether this pin functions as BHE# or WRH#. CCR0.2=1 selects BHE#; CCR0.2=0 selects WRH#.</p> <p>During 16-bit bus cycles, this active-low output signal is asserted for word reads and writes and high-byte reads and writes to external memory. BHE# indicates that valid data is being transferred over the upper half of the system data bus. Use BHE#, in conjunction with A0, to determine which memory byte is being transferred over the system bus:</p> <table border="1"> <thead> <tr> <th>BHE#</th> <th>A0</th> <th>Byte(s) Accessed</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>both bytes</td> </tr> <tr> <td>0</td> <td>1</td> <td>high byte only</td> </tr> <tr> <td>1</td> <td>0</td> <td>low byte only</td> </tr> </tbody> </table>	BHE#	A0	Byte(s) Accessed	0	0	both bytes	0	1	high byte only	1	0	low byte only	WRH#
BHE#	A0	Byte(s) Accessed													
0	0	both bytes													
0	1	high byte only													
1	0	low byte only													
BREQ#	O	<p>Bus Request</p> <p>This active-low output signal is asserted during a hold cycle when the bus controller has a pending external memory cycle.</p> <p>The device can assert BREQ# at the same time as or after it asserts HLDA#. Once it is asserted, BREQ# remains asserted until HOLD# is removed.</p> <p>You must enable the bus-hold protocol before using this signal.</p>	P2.3												
CLKOUT	O	<p>Clock Output</p> <p>Output of the internal clock generator. The CLKOUT frequency is <math>\frac{1}{2}</math> the internal operating frequency (<math>F_{XTAL1}</math>). CLKOUT has a 50% duty cycle.</p>	P2.7												
CS5#:0	O	<p>Chip-select Lines 0–5</p> <p>The active-low output CSx# is asserted during an external memory cycle when the address to be accessed is in the range programmed for chip select x. If the external memory address is outside the range assigned to the six chip selects, no chip-select output is asserted and the bus configuration defaults to the CS5# values. Immediately following reset, CS0# is automatically assigned to the range FF2000–FF20FFH (F2000–F20FFH if external).</p>	P3.5:0												
EA#	I	<p>External Access</p> <p>This input determines whether memory accesses to special-purpose and program memory partitions (FF2000–FF2FFFH) are directed to internal or external memory. These accesses are directed to internal memory if EA# is held high and to external memory if EA# is held low. For an access to any other memory location, the value of EA# is irrelevant.</p> <p>EA# is not latched and can be switched dynamically during normal operating mode. Be sure to thoroughly consider the issues, such as different access times for internal and external memory, before using this dynamic switching capability.</p> <p>On devices with no internal nonvolatile memory, always connect EA# to <math>V_{SS}</math>.</p>	—												

**Table 8. Pin Descriptions (Continued)**

Name	Type	Description	Multiplexed with
EPA3:0	I/O	Event Processor Array (EPA) Input/Output pins These are the high-speed input/output pins for the EPA capture/compare channels. For high-speed PWM applications, the outputs of two EPA channels (either EPA0 and EPA1 or EPA2 and EPA3) can be remapped to produce a PWM waveform on a shared output pin.	P1.3:0
EPORT.3:0	I/O	Extended Addressing Port This is a 4-bit, bidirectional, memory-mapped I/O port. The pins are shared with the extended address bus A19:16.	A19:16
EXTINT0 EXTINT1 EXTINT2 EXTINT3	I	External Interrupts In normal operating mode, a rising edge on EXTINT <sub>x</sub> sets the EXTINT <sub>x</sub> interrupt pending bit. EXTINT <sub>x</sub> is sampled during phase 2 (CLKOUT high). The minimum high time is one state time. In powerdown mode, asserting the EXTINT <sub>x</sub> signal for at least 1 state time causes the device to resume normal operation. The interrupt need not be enabled, but the pin must be configured as a special-function input. If the EXTINT <sub>x</sub> interrupt is enabled, the CPU executes the interrupt service routine. Otherwise, the CPU executes the instruction that immediately follows the command that invoked the power-saving mode. In idle mode, asserting any enabled interrupt causes the device to resume normal operation.	P2.2 P2.4 P3.6 P3.7
HLDA#	O	Bus Hold Acknowledge This active-low output indicates that the CPU has released the bus as the result of an external device asserting HOLD#.	P2.6
HOLD#	I	Bus Hold Request An external device uses this active-low input signal to request control of the bus. This pin functions as HOLD# only if the pin is configured for its special function and the bus-hold protocol is enabled. Setting bit 7 of the window selection register enables the bus-hold protocol.	P2.5
INST	O	Instruction Fetch This active-high output signal is valid only during external memory bus cycles. When high, INST indicates that an instruction is being fetched from external memory. The signal remains high during the entire bus cycle of an external instruction fetch. INST is low for data accesses, including interrupt vector fetches and chip configuration byte reads. INST is low during internal memory fetches.	—
NMI	I	Nonmaskable Interrupt In normal operating mode, a rising edge on NMI generates a nonmaskable interrupt. NMI has the highest priority of all prioritized interrupts. Assert NMI for greater than one state time to guarantee that it is recognized.	—

Table 8. Pin Descriptions (Continued)

Name	Type	Description	Multiplexed with
ONCE	I	<p>On-circuit Emulation</p> <p>Holding ONCE high during the rising edge of RESET# places the device into on-circuit emulation (ONCE) mode. This mode puts all pins into a high-impedance state, thereby isolating the device from other components in the system. The value of ONCE is latched when the RESET# pin goes inactive. While the device is in ONCE mode, you can debug the system using a clip-on emulator. To exit ONCE mode, reset the device by pulling the RESET# signal low. To prevent accidental entry into ONCE mode, connect the ONCE pin to V<sub>SS</sub>.</p>	—
P1.3:0 P1.4 P1.5 P1.6 P1.7	I/O	<p>Port 1</p> <p>This is a standard, bidirectional port that is multiplexed with individually selectable special-function signals.</p>	EPA3:0 T1CLK T1DIR T2CLK T2DIR
P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P2.6 P2.7	I/O	<p>Port 2</p> <p>This is a standard, bidirectional port that is multiplexed with individually selectable special-function signals.</p>	TXD RXD EXTINT0 BREQ# EXTINT1 HOLD# HLDA# CLKOUT
P3.5:0 P3.6 P3.7	I/O	<p>Port 3</p> <p>This is an 8-bit, bidirectional, standard I/O port.</p>	CS5:0# EXTINT2 EXTINT3
P4.2:0 P4.3	I/O	<p>Port 4</p> <p>This is a 4-bit, bidirectional, standard I/O port with high-current drive capability.</p>	PWM2:0
PWM2:0	O	<p>Pulse Width Modulator Outputs</p> <p>These are PWM output pins with high-current drive capability. The duty cycle and frequency-pulse-widths are programmable.</p>	P4.2:0
RD#	O	<p>Read</p> <p>Read-signal output to external memory. RD# is asserted only during external memory reads.</p>	—
READY	I	<p>Ready Input</p> <p>This active-high input signal is used to lengthen external memory cycles for slow memory by generating wait states in addition to the wait states that are generated internally.</p> <p>When READY is high, CPU operation continues in a normal manner with wait states inserted as programmed in the chip configuration registers, Register 0, or the chip-select x bus control register. READY is ignored for all internal memory accesses.</p>	—

**Table 8. Pin Descriptions (Continued)**

Name	Type	Description	Multiplexed with
RESET#	I/O	<p>Reset</p> <p>A level-sensitive reset input to and open-drain system reset output from the microcontroller. Either a falling edge on RESET# or an internal reset turns on a pull-down transistor connected to the RESET# pin for 16 state times. In the powerdown, standby, and idle modes, asserting RESET# causes the chip to reset and return to normal operating mode. After a device reset, the first instruction fetch is from FF2080H (or F2080H in external memory). For the 80C196NP, the program and special-purpose memory locations (FF2000–FF2FFFH) reside in external memory. For the 83C196NP, these locations can reside either in external memory or in internal ROM.</p>	—
RPD	I	<p>Return from Powerdown</p> <p>Timing pin for the return-from-powerdown circuit.</p> <p>If your application uses powerdown mode, connect a capacitor between RPD and <math>V_{SS}</math> if the internal oscillator is the clock source. The capacitor causes a delay that enables the oscillator to stabilize before the internal CPU and peripheral clocks are enabled. The capacitor is not required if your application uses powerdown mode and if an external clock input is the clock source. If your application does not use powerdown mode, leave this pin unconnected.</p>	—
RXD	I/O	<p>Receive Serial Data</p> <p>In modes 1, 2, and 3, RXD receives serial port input data. In mode 0, it functions as either an input or an open-drain output for data.</p>	P2.1
T1CLK	I	<p>Timer 1 External Clock</p> <p>External clock for timer 1. Timer 1 increments (or decrements) on both rising and falling edges of T1CLK. Also used in conjunction with T1DIR for quadrature counting mode.</p> <p>and</p> <p>External clock for the serial I/O baud-rate generator input (program selectable).</p>	P1.4
T2CLK	I	<p>Timer 2 External Clock</p> <p>External clock for timer 2. Timer 2 increments (or decrements) on both rising and falling edges of T2CLK. Also used in conjunction with T2DIR for quadrature counting mode.</p>	P1.6
T1DIR	I	<p>Timer 1 External Direction</p> <p>External direction (up/down) for timer 1. Timer 1 increments when T1DIR is high and decrements when it is low. Also used in conjunction with T1CLK for quadrature counting mode.</p>	P1.5
T2DIR	I	<p>Timer 2 External Direction</p> <p>External direction (up/down) for timer 2. Timer 2 increments when T2DIR is high and decrements when it is low. Also used in conjunction with T2CLK for quadrature counting mode.</p>	P1.7

Table 8. Pin Descriptions (Continued)

Name	Type	Description	Multiplexed with
TXD	O	Transmit Serial Data In serial I/O modes 1, 2, and 3, TXD is used to transmit serial port data. In mode 0, it is used as the serial clock output.	P2.0
V <sub>CC</sub>	PWR	Digital Supply Voltage Connect each V <sub>CC</sub> pin to the digital supply voltage.	—
V <sub>SS</sub>	GND	Digital Circuit Ground Connect each V <sub>SS</sub> pin to ground through the lowest possible impedance path.	—
WR#	O	Write This active-low output indicates that an external write is occurring. This signal is asserted only during external memory writes. The chip configuration register 0 (CCR0) determines whether this pin functions as WR# or WRL#. CCR0.2=1 selects WR#; CCR0.2=0 selects WRL#.	WRL#
WRH#	O	Write High During 16-bit bus cycles, this active-low output signal is asserted for high-byte writes and word writes to external memory. During 8-bit bus cycles, WRH# is asserted for all write operations. The chip configuration register 0 (CCR0) determines whether this pin functions as BHE# or WRH#. CCR0.2=1 selects BHE#; CCR0.2=0 selects WRH#.	BHE#
WRL#	O	Write Low During 16-bit bus cycles, this active-low output signal is asserted for low-byte writes and word writes. During 8-bit bus cycles, WRL# is asserted for all write operations. The chip configuration register 0 (CCR0) determines whether this pin functions as WR# or WRL#. CCR0.2=1 selects WR#; CCR0.2=0 selects WRL#.	WR#
XTAL1	I	Input Crystal/Resonator or External Clock Input Input to the on-chip oscillator and the internal clock generators. The internal clock generators provide the peripheral clocks, CPU clock, and CLKOUT signal. When using an external clock source instead of the on-chip oscillator, connect the clock input to XTAL1. The external clock signal must meet the V <sub>IH</sub> specification for XTAL1.	—
XTAL2	O	Inverted Output for the Crystal/Resonator Output of the on-chip oscillator inverter. Leave XTAL2 floating when the design uses an external clock source instead of the on-chip oscillator.	—

## ELECTRICAL CHARACTERISTICS

**ABSOLUTE MAXIMUM RATINGS\***

Storage Temperature .....	-60°C to +150°C
Supply Voltage with Respect to $V_{SS}$ .....	-0.5 V to +7.0 V
Power Dissipation .....	1.5 W

**OPERATING CONDITIONS\***

$T_A$ (Ambient Temperature Under Bias) .....	0°C to +70°C
$V_{CC}$ (Digital Supply Voltage) .....	4.5 V to 5.5 V
$F_{XTAL1}$ (Input frequency for $V_{CC} = 4.5-5.5$ V) (Note 1) .....	8 MHz to 25 MHz

**NOTES:**

1. This device is static and should operate below 1 Hz, but has been tested only down to 8 MHz.

**NOTICE:** This document contains information on products in the design phase of development. The specifications are subject to change without notice. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local Intel sales office that you have the latest datasheet before finalizing a design.

**\*WARNING:** *Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

## DC Characteristics

Table 9. DC Characteristics at  $V_{CC} = 4.5 - 5.5 \text{ V}$  (Note 1)

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
$I_{CC}$	$V_{CC}$ Supply Current		80	120	mA	XTAL1 = 25 MHz $V_{CC} = 5.5 \text{ V}$ Device in Reset
$I_{IDLE}$	Idle Mode Current		24	36	mA	XTAL1 = 25 MHz $V_{CC} = 5.5 \text{ V}$
$I_{PD}$	Powerdown Mode Current (Note 2)		50	75	$\mu\text{A}$	$V_{CC} = 5.5 \text{ V}$
$I_{LI}$	Input Leakage Current (all input pins except RESET)			$\pm 10$	$\mu\text{A}$	$V_{SS} < V_{IN} < V_{CC}$
$V_{IL}$	Input Low Voltage (all pins)	-0.5		0.8	V	
$V_{IH}$	Input High Voltage	$0.2 V_{CC} + 1$		$V_{CC} + 0.5$	V	
$V_{IL1}$	Input Low Voltage XTAL1	-0.5		$0.3 V_{CC}$	V	
$V_{IH1}$	Input High Voltage XTAL1	$0.7 V_{CC}$		$V_{CC} + 0.5$	V	
$V_{OL}$	Output Low Voltage (output configured as complementary) (Note 3,6)			0.3 0.45 1.5	V V V	$I_{OL} = 200 \mu\text{A}$ $I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 7.0 \text{ mA}$
$V_{OH}$	Output High Voltage (output configured as complementary) (Note 6)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$			V V V	$I_{OH} = -200 \mu\text{A}$ $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -7.0 \text{ mA}$
$V_{OL1}$	Output Low Voltage on P4.x (output configured as complementary)			0.45 0.6	V V	$I_{OL} = 10 \text{ mA}$ $I_{OL} = 15 \text{ mA}$

## NOTES:

- Typical values are based on a limited number of samples and are not guaranteed. The values listed are at room temperature with  $V_{CC} = 5.0 \text{ V}$ .
- For temperatures below  $100^\circ\text{C}$ , typical is  $10 \mu\text{A}$ .
- For all pins except P4.3:0, which have higher drive capability (see  $V_{OL1}$ ).
- For all pins that were weakly pulled high during RESET. This **excludes** ALE, INST, and NMI, which were weakly pulled low (see  $V_{OL2}$ ) and ONCE, which was pulled medium low (see  $V_{OL3}$ ).
- Pin capacitance is not tested.  $C_S$  is based on design simulations.
- During normal (non-transient) conditions, the following maximum current limits apply for pin groups and individual pins:

Group	$I_{OL}(\text{mA})$	$I_{OH}(\text{mA})$
P1	42	42
P2	42	42
P3	42	42
P4	45	21
EPORT	21	21
<b>Individual</b>		
P1, P2, P3	10	10
P4	18	10


Table 9. DC Characteristics at  $V_{CC} = 4.5 - 5.5 V$  (Note 1) (Continued)

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
$V_{OL2}$	Output Low Voltage in RESET on ALE, INST, and NMI			0.45	V	$I_{OL} = 3 \mu A$
$V_{OH1}$	Output High Voltage in RESET (Note 4)	$V_{CC} - 0.7$			V	$I_{OH} = -3 \mu A$
$V_{OL3}$	Output Low Voltage in RESET for ONCE pin			0.45	V	$I_{OL} = 30 \mu A$
$V_{OL4}$	Output Low Voltage on XTAL2			0.3 0.45 1.5	V V V	$I_{OL} = 100 \mu A$ $I_{OL} = 700 \mu A$ $I_{OL} = 3 mA$
$V_{OH2}$	Output High Voltage on XTAL2	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$			V V V	$I_{OH} = -100 \mu A$ $I_{OH} = -700 \mu A$ $I_{OH} = -3 mA$
$V_{TH+} - V_{TH-}$	Hysteresis voltage width on RESET# pin		0.3		V	
$C_S$	Pin Capacitance (any pin to $V_{SS}$ ) (Note 5)			10	pF	
$R_{RST}$	RESET Pull-up Resistor	9		95	k $\Omega$	$V_{CC} = 5.5 V$ , $V_{IN} = 4.0 V$

**NOTES:**

1. Typical values are based on a limited number of samples and are not guaranteed. The values listed are at room temperature with  $V_{CC} = 5.0 V$ .
2. For temperatures below 100°C, typical is 10  $\mu A$ .
3. For all pins except P4.3:0, which have higher drive capability (see  $V_{OL1}$ ).
4. For all pins that were weakly pulled high during RESET. This **excludes** ALE, INST, and NMI, which were weakly pulled low (see  $V_{OL2}$ ) and ONCE, which was pulled medium low (see  $V_{OL3}$ ).
5. Pin capacitance is not tested.  $C_S$  is based on design simulations.
6. During normal (non-transient) conditions, the following maximum current limits apply for pin groups and individual pins:

Group	$I_{OL}(mA)$	$I_{OH}(mA)$
P1	42	42
P2	42	42
P3	42	42
P4	45	21
EPORT	21	21
<b>Individual</b>		
P1, P2, P3	10	10
P4	18	10



**Figure 5.  $I_{CC}$ ,  $I_{IDLE}$  versus Frequency**

**AC Characteristics — Multiplexed Bus Mode**

Test Conditions: Capacitive load on all pins = 50 pF, Rise and Fall Times = 3 ns.

**Table 10. AC Characteristics, Multiplexed Bus Mode**

Symbol	Parameter	$V_{CC} = 4.5\text{ V} - 5.5\text{ V}$		Units
		Min	Max	
<b>The 8XC196NP Will Meet These Specifications</b>				
$F_{XTAL1}$	Input frequency on XTAL1	8	25	MHz
$T_{XTAL1}$	Period, $1/F_{XTAL1}$	40	125	ns
$T_{XHCH}$	XTAL1 High to CLKOUT High/Low	10	110	ns
$T_{CLCL}$	CLKOUT Cycle Time	$2T_{XTAL1}$		ns
$T_{CHCL}$	CLKOUT High Period	$T_{XTAL1} - 10$	$T_{XTAL1} + 10$	ns
$T_{AVRL}$	AD15:0 Valid to RD# Low	$2T_{XTAL1} - 20$		ns
$T_{AVWL}$	AD15:0 Valid to WR# Low	$2T_{XTAL1} - 10$		ns
$T_{WHSH}$	A19:16, CSx# Hold after WR# Rising Edge	0		
$T_{RHSH}$	A19:16, CSx# Hold after RD# Rising Edge	0		
$T_{CLLH}$	CLKOUT Low to ALE High	-10	10	ns
$T_{LLCH}$	ALE Low to CLKOUT High	-15	10	ns
$T_{LHLH}$	ALE Cycle Time	$4T_{XTAL1}$		ns (2)
$T_{LHLL}$	ALE High Period	$T_{XTAL1} - 10$	$T_{XTAL1} + 10$	ns
$T_{AVLL}$	AD15:0 Valid to ALE Low	$T_{XTAL1} - 15$		ns
$T_{LLAX}$	AD15:0 Hold after ALE Low	$T_{XTAL1} - 25$		ns
$T_{LLRL}$	ALE Low to RD# Low	$T_{XTAL1} - 15$		ns
$T_{RLCL}$	RD# Low to CLKOUT Low	0	20	ns
$T_{RLRH}$	RD# Low Period	$T_{XTAL1}$		ns (2)
$T_{RHLH}$	RD# High to ALE High	$T_{XTAL1} - 5$	$T_{XTAL1} + 15$	ns (3)
$T_{RLAZ}$	RD# Low to Address Float		5	ns
$T_{LLWL}$	ALE Low to WR# Low	$T_{XTAL1} - 15$		ns
$T_{CLWL}$	CLKOUT Low to WR# Low	-15	10	ns
$T_{QVWH}$	Data Valid before WR# High	$T_{XTAL1} - 15$		ns (2)
$T_{CHWH}$	CLKOUT High to WR# High	-10	10	ns
$T_{WLWH}$	WR# Low Period	$T_{XTAL1} - 5$		ns (2)

**NOTES:**

1. Exceeding the maximum specification causes additional wait states.
2. If wait states are used, add  $2T_{XTAL1} \times n$ , where  $n$  = number of wait states.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.

Table 10. AC Characteristics, Multiplexed Bus Mode (Continued)

Symbol	Parameter	$V_{CC} = 4.5 V - 5.5 V$		Units
		Min	Max	
<b>The 8XC196NP Will Meet These Specifications</b>				
$T_{WHQX}$	Data Hold after WR# High	$T_{XTAL1} - 20$		ns
$T_{WHLH}$	WR# High to ALE High	$T_{XTAL1} - 12$	$T_{XTAL1} + 20$	ns (3)
$T_{WHBX}$	BHE#, INST Hold after WR# High	$T_{XTAL1} - 10$		ns
$T_{WHAX}$	AD15:8 Hold after WR# High	$T_{XTAL1} - 10$		ns (4)
$T_{RHBX}$	BHE#, INST Hold after RD# High	$T_{XTAL1} - 10$		ns
$T_{RHAX}$	AD15:8 Hold after RD# High	$T_{XTAL1} - 10$		ns (4)

**NOTES:**

1. Exceeding the maximum specification causes additional wait states.
2. If wait states are used, add  $2T_{XTAL1} \times n$ , where  $n$  = number of wait states.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.


Table 11. AC Characteristics, Multiplexed Bus Mode

Symbol	Parameter	$V_{CC} = 4.5 V - 5.5 V$		Units
		Min	Max	
<b>The External Memory System Must Meet These Specifications</b>				
$T_{AVYV}$	AD15:0 Valid to READY Setup		$2T_{XTAL1} - 50$	ns
$T_{YLYH}$	Non READY Time	No Upper Limit		ns
$T_{CLYX}$	READY Hold after CLKOUT Low	0	$T_{XTAL1} - 10$	ns (1)
$T_{AVDV}$	AD15:0 Valid to Input Data Valid		$3T_{XTAL1} - 40$	ns (2)
$T_{RLDV}$	RD# Active to Input Data Valid		$T_{XTAL1} - 20$	ns (2)
$T_{SLDV}$	Chip-select Low, A19:16 Valid to Data Valid		$4T_{XTAL1} - 50$	
$T_{CLDV}$	CLKOUT Low to Input Data Valid		$T_{XTAL1} - 35$	ns
$T_{RHDZ}$	End of RD# to Input Data Float		$T_{XTAL1} - 5$	ns
$T_{RXDX}$	Data Hold after RD# Inactive	0		ns

**NOTES:**

1. Exceeding the maximum specification causes additional wait states.
2. If wait states are used, add  $2T_{XTAL1} \times n$ , where  $n$  = number of wait states.

SYSTEM BUS TIMINGS, MULTIPLEXED BUS



A2844-01

Figure 6. System Bus Timing Diagram (Multiplexed Bus Mode)

READY TIMING, MULTIPLEXED BUS




Figure 7. READY Timing Diagram (Multiplexed Bus Mode)

**AC Characteristics — Demultiplexed Bus Mode**

Test Conditions: Capacitive load on all pins = 50 pF, Rise and Fall Times = 3 ns.

**Table 12. AC Characteristics, Demultiplexed Bus Mode**

Symbol	Parameter	$V_{CC} = 4.5\text{ V} - 5.5\text{ V}$		Units
		Min	Max	
<b>The 8XC196NP Will Meet These Specifications</b>				
$F_{XTAL1}$	Input frequency on XTAL1	8	25	MHz
$T_{XTAL1}$	Period, $1/F_{XTAL1}$	40	125	ns
$T_{XHCH}$	XTAL1 High to CLKOUT High/Low	10	110	ns
$T_{CLCL}$	CLKOUT Cycle Time	$2T_{XTAL1}$		ns
$T_{CHCL}$	CLKOUT High Period	$T_{XTAL1} - 10$	$T_{XTAL1} + 10$	ns
$T_{AVRL}$	A19:0, CSx# Valid to RD# Low	$2T_{XTAL1} - 30$		ns
$T_{AVWL}$	A19:0, CSx# Valid to WR# Low	$2T_{XTAL1} - 25$		ns
$T_{CLLH}$	CLKOUT Low to ALE High	- 10	10	ns
$T_{LLCH}$	ALE Low to CLKOUT High	- 15	10	ns
$T_{LHLH}$	ALE Cycle Time	$4T_{XTAL1}$		ns (2)
$T_{LHLL}$	ALE High Period	$T_{XTAL1} - 10$	$T_{XTAL1} + 10$	ns
$T_{AVLL}$	Address Valid to ALE Low	NA		ns
$T_{LLAX}$	Address Hold after ALE Low	NA		ns
$T_{LLRL}$	ALE Low to RD# Low	NA		ns
$T_{RLCH}$	RD# Low to CLKOUT High	0	15	ns
$T_{RLRH}$	RD# Low Period	$2T_{XTAL1} - 10$		ns (2)
$T_{RHLH}$	RD# High to ALE High	$T_{XTAL1} - 5$	$T_{XTAL1} + 20$	ns (3)
$T_{RLAZ}$	RD# Low to Address Float		NA	ns
$T_{LLWL}$	ALE Low to WR# Low	NA		ns
$T_{WLCH}$	WR# Low to CLKOUT High	- 5	10	ns
$T_{QVWH}$	Data Valid before WR# High	$3T_{XTAL1} - 37$		ns (2)
$T_{CHWH}$	CLKOUT High to WR# High	- 15	5	ns
$T_{WLWH}$	WR# Low Period	$2T_{XTAL1} - 10$		ns (2)
$T_{WHQX}$	Data Hold after WR# High	$T_{XTAL1} - 20$		ns
$T_{WHLH}$	WR# High to ALE High	$T_{XTAL1} - 5$	$T_{XTAL1} + 20$	ns (3)
$T_{WHBX}$	BHE#, INST Hold after WR# High	$T_{XTAL1} - 10$		ns

**NOTES:**

- Exceeding the maximum specification causes additional wait states.
- If wait states are used, add  $2T_{XTAL1} \times n$ , where  $n$  = number of wait states.
- Assuming back-to-back bus cycles.

Table 12. AC Characteristics, Demultiplexed Bus Mode (Continued)

Symbol	Parameter	$V_{CC} = 4.5 V - 5.5 V$		Units
		Min	Max	
<b>The 8XC196NP Will Meet These Specifications</b>				
$T_{WHAX}$	A19:0, CSx# Hold after WR# High	0		ns
$T_{RHBX}$	BHE#, INST Hold after RD# High	$T_{XTAL1} - 10$		ns
$T_{RHAX}$	A19:0, CSx# Hold after RD# High	0		ns

**NOTES:**

1. Exceeding the maximum specification causes additional wait states.
2. If wait states are used, add  $2T_{XTAL1} \times n$ , where  $n$  = number of wait states.
3. Assuming back-to-back bus cycles.

Table 13. AC Characteristics, Demultiplexed Bus Mode

Symbol	Parameter	$V_{CC} = 4.5 V - 5.5 V$		Units
		Min	Max	
<b>The External Memory System Must Meet These Specifications</b>				
$T_{AVYV}$	A19:0, CSx# Valid to READY Setup		$3T_{XTAL1} - 60$	ns
$T_{YLYH}$	Non READY Time	No Upper Limit		ns
$T_{CLYX}$	READY Hold after CLKOUT Low	0	$T_{XTAL1} - 10$	ns (1)
$T_{AVDV}$	A19:0, CSx# Valid to Input Data Valid		$4T_{XTAL1} - 50$	ns (2)
$T_{RLDV}$	RD# Active to Input Data Valid		$2T_{XTAL1} - 25$	ns (2)
$T_{CLDV}$	CLKOUT Low to Input Data Valid		$T_{XTAL1} - 35$	ns
$T_{RHDZ}$	End of RD# to Input Data Float		$T_{XTAL1} - 5$	ns
$T_{RXDX}$	Data Hold after RD# Inactive	0		ns

**NOTES:**

1. Exceeding the maximum specification causes additional wait states.
2. If wait states are used, add  $2T_{XTAL1} \times n$ , where  $n$  = number of wait states.

SYSTEM BUS TIMINGS, DEMULTIPLEXED BUS




Figure 8. System Bus Timing Diagram (Demultiplexed Bus Mode)

A2845-01

READY TIMING, DEMULTIPLEXED BUS




Figure 9. READY Timing Diagram (Demultiplexed Bus Mode)


**HOLD#/HLDA# Timing**

**Table 14. HOLD#/HLDA# Timings**

Symbol	Parameter	V <sub>CC</sub> = 4.5 V – 5.5 V		Units
		Min	Max	
T <sub>HVCH</sub>	HOLD# Setup Time	65		ns (1)
T <sub>CLHAL</sub>	CLKOUT Low to HLDA# Low	-15	15	ns
T <sub>CLBRL</sub>	CLKOUT Low to BREQ# Low	-15	15	ns
T <sub>HALAZ</sub>	HLDA# Low to Address Float		33	ns
T <sub>HALBZ</sub>	HLDA# Low to BHE#, INST, RD#, WR# Weakly Driven		25	ns
T <sub>CLHAH</sub>	CLKOUT Low to HLDA# High	-25	15	ns
T <sub>CLBRH</sub>	CLKOUT Low to BREQ# High	-25	25	ns
T <sub>HAHAX</sub>	HLDA# High to Address No Longer Float	-20		ns
T <sub>HAHBV</sub>	HLDA# High to BHE#, INST, RD#, WR# Valid	-20		ns

**NOTE:**

- To guarantee recognition at next clock.



**Figure 10. HOLD#/HLDA# Timing Diagram**

AC Characteristics — Serial Port, Shift Register Mode

Table 15. Serial Port Timing — Shift Register Mode

Symbol	Parameter	V <sub>CC</sub> = 4.5 V – 5.5 V		Units
		Min	Max	
T <sub>XLXL</sub>	Serial Port Clock period (SP_BAUD ≥ x002H) (SP_BAUD = x001H) (Note 1)	6T <sub>X<sub>TAL</sub>1</sub> 4T <sub>X<sub>TAL</sub>1</sub>		ns ns
T <sub>QVXH</sub>	Output data setup to clock high	3T <sub>X<sub>TAL</sub>1</sub>		ns
T <sub>XHQX</sub>	Output data hold after clock high	2T <sub>X<sub>TAL</sub>1</sub> – 50		ns
T <sub>XHQV</sub>	Next output data valid after clock high		2T <sub>X<sub>TAL</sub>1</sub> + 50	ns
T <sub>DVXH</sub>	Input data setup to clock high	2T <sub>X<sub>TAL</sub>1</sub> + 200		ns
T <sub>XHDX</sub>	Input data hold after clock high	0		ns
T <sub>XHQZ</sub>	Last clock high to output float		5T <sub>X<sub>TAL</sub>1</sub>	ns

**NOTE:**

1. The minimum baud-rate register (SP\_BAUD) value for receive is x002H and the minimum baud-rate register value for transmit is x001H.




Figure 11. Serial Port Waveform — Shift Register Mode

External Clock Drive

Table 16. External Clock Drive

Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Input frequency	8	25	MHz
$T_{XLXL}$	Period ( $T_{XTAL1}$ )	40	125	ns
$T_{XHXX}$	High Time	$0.35T_{XTAL1}$	$0.65T_{XTAL1}$	ns
$T_{XLXX}$	Low Time	$0.35T_{XTAL1}$	$0.65T_{XTAL1}$	ns
$T_{XLXH}$	Rise Time		10	ns
$T_{XHXL}$	Fall Time		10	ns




Figure 12. External Clock Drive Waveforms





Figure 13. AC Testing Output Waveforms During 5.0 Volt Testing



**Figure 14. Float Waveforms During 5.0 Volt Testing**

## EXPLANATION OF AC SYMBOLS

Each AC timing symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

### Conditions:

H — High  
 L — Low  
 V — Valid  
 X — No Longer Valid  
 Z — Floating

### Signals:

A — Address  
 AD — Address/Data Bus for  
 Multiplexed Bus Mode  
 B — BHE#  
 C — CLKOUT  
 D — DATA  
 G — Buswidth  
 H — HOLD#  
 HA — HLDA#  
 L — ALE/ADV#  
 BR — BREQ#  
 R — RD#  
 W — WR#/WRH#/WRL#  
 X — XTAL1  
 Y — READY  
 Q — Data Out  
 S — Chip Select

## 8XC196NP ERRATA

Change identifiers have been used on embedded products since 1990. The change identifier is the last character in the FPO number. The FPO number is typically a nine character number located on the second line of the topside package mark. The following errata listing is applicable to the B-step (denoted by a "B" or "C" at the end of the topside tracking number):

1. Any jump, conditional jump, or call instruction located within six bytes of the top of a page, i.e., 0FFFA–0FFFFH, may cause a jump to the wrong page. To ensure this problem does not occur, place at least six NOPs at the top of each page.

The following errata listing is applicable to the A-step (denoted by an "A" at the end of the topside tracking number):

1. Any jump, conditional jump, or call instruction located within six bytes of the top of a page, i.e., 0FFFA–0FFFFH, may cause a jump to the wrong page. To ensure this problem does not occur, place at least six NOPs at the top of each page.
2. The illegal opcode interrupt vector is not taken when an illegal opcode is encountered. A branch to an unknown location occurs.
3. (1-Mbyte mode only.) If an interrupt is aborted, intentionally or unintentionally, an undesired branch to the lowest priority interrupt vector (FF2000H) may occur even if the lowest priority interrupt is not enabled. This may occur if any bit in the INT\_MASK, INT\_MASK1, INT\_PEND, or INT\_PEND1 register is cleared after the corresponding INT\_PEND or INT\_PEND1 bit is set.

4. (1-Mbyte mode only.) If a standard interrupt occurs at approximately the same time (this time is code dependent and therefore cannot be stated as an exact number of state times) as a PTS serviced interrupt, the PTS interrupt may be processed as a standard interrupt. The standard interrupt service routine for a PTS serviced interrupt (End-of-PTS) is typically used to modify the PTS control block and re-enable the PTS by setting the corresponding bit in the PTSEL register. When this anomaly occurs, the End-of-PTS service routine will execute regardless of the value in PTSCOUNT. As a result, an undetermined number of PTS cycles will not occur. This applies to all PTS interrupts.

## DATA SHEET REVISION HISTORY

This data sheet is valid for devices with a "B" at the end of the topside tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following are important changes to the 272459-005 datasheet:

1. Revised Tables 8 through 15 and Figures 5, 6, 7, and 13 to reflect new or changed information.
2. Added Table 3 and Figure 9.
3. The input frequency on XTAL1, formerly called  $F_{OSC}$ , is now denoted by  $F_{XTAL1}$ .
4. The AC characteristics tables have been divided into the following: the timing specifications met by the device, and the timing specifications that must be met by the external memory system.
5. Maximum IOL and IOH specifications added to the DC characteristics tables.
6. AC timings  $T_{AVWL}$  and  $T_{AVRL}$  added to the AC characteristics–multiplexed bus mode tables.



































