# 

## Am27C4096

## 4 Megabit (256 K x 16-Bit) CMOS EPROM

## DISTINCTIVE CHARACTERISTICS

#### Fast access time

— Speed options as fast as 90 ns

- Low power consumption
  - 100 µA maximum CMOS standby current
- JEDEC-approved pinout
  - Plug-in upgrade of 1 Mbit and 2 Mbit EPROMs
  - 40-pin DIP/PDIP
  - 44-pin PLCC

#### **GENERAL DESCRIPTION**

The Am27C4096 is a 4 Mbit, ultraviolet erasable programmable read-only memory. It is organized as 256 Kwords, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. The Am27C4096 is ideal for use in 16-bit microprocessor systems. The device is available in windowed ceramic DIP packages, and plastic one time programmable (OTP) PDIP and PLCC packages.

Data can be typically accessed in less than 90 ns, allowing high-performance microprocessors to operate without any WAIT states. The device offers separate Output Enable (OE#) and Chip Enable (CE#) controls, ■ Single +5 V power supply


- ±10% power supply tolerance standard
- 100% Flashrite programming
  - Typical programming time of 32 seconds
- Latch-up protected to 100 mA from –1 V to V<sub>CC</sub> + 1 V
- High noise immunity

thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 125  $\mu$ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The device supports AMD's Flashrite programming algorithm (100  $\mu$ s pulses), resulting in a typical programming time of 32 seconds.

#### **BLOCK DIAGRAM**



Publication# 11408 Rev: F Amendment/0 Issue Date: May 1998


#### 11408F-1

## PRODUCT SELECTOR GUIDE

Family Part Number	Am27C4096						
Speed Options	$V_{CC} = 5.0 \text{ V} \pm 5\%$	-95	-105				-255
Speed Options	$V_{CC}=5.0~V\pm10\%$		-100	-120	-150	-200	
Max Access Time (ns)		90	100	120	150	200	250
CE# (E#) Access (ns)		90	100	120	150	200	250
OE# (G#) Access (ns)		50	50	50	65	75	75

### **CONNECTION DIAGRAMS**

#### **Top View**



PLCC CE# (E#)/PGM# (P#) DU (Note 2) DQ15 DQ13 DQ14 Чрр Vcc A16 A15 A14 A17 6 4 43 3 44 42 41 40 DQ12 7 39 A13 DQ11 8 38 A12 DQ10 9 37 A11 Γ DQ9 A10 10 36 Г DQ8 11 35 A9 Vss 12 34 Vss NC 33 NC Γ 13 DQ7 14 32 A8 DQ6 15 31 Α7 DQ5 16 30 A6 DQ4 29 A5 17 19 20 21 22 23 24 25 26 27 28 18 DQ3 DQ2 DQ1 DQ0 OE# (G#) DU (Note 2) AO A2 A3 A4 A 11408F-3


#### Notes:

- 1. JEDEC nomenclature is in parenthesis.
- 2. Don't use (DU) for PLCC.

#### **PIN DESIGNATIONS**

A0–A17	=	Address Inputs
CE# (E#)/ PGM#/ (P#)	=	Chip Enable Input/ Program Enable Input
DQ0-DQ15	=	Data Input/Outputs
OE# (G#)	=	Output Enable Input
V <sub>CC</sub>	=	V <sub>CC</sub> Supply Voltage
V <sub>PP</sub>	=	Program Voltage Input
V <sub>SS</sub>	=	Ground

## LOGIC SYMBOL




11408F-2

## **ORDERING INFORMATION**

## **UV EPROM Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:



4 Megabit (256 K x 16-Bit) CMOS UV EPROM

Valid Combinations					
AM27C4096-95 V <sub>CC</sub> = 5.0 V $\pm$ 5%	DC, DCB				
AM27C4096-100					
AM27C4096-105 V <sub>CC</sub> = 5.0 V $\pm$ 5%	DC, DCB, DI, DIB				
AM27C4096-120					
AM27C4096-150	DC, DCB, DE, DEB, DI, DIB				
AM27C4096-200					
AM27C4096-255 V <sub>CC</sub> = 5.0 V $\pm$ 5%	DC, DCB, DI, DIB				


#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

### **ORDERING INFORMATION**

### **OTP EPROM Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:



4 Megabit (256 K x 16-Bit) CMOS OTP EPROM

Valid C	Valid Combinations					
AM27C4096-105 V <sub>CC</sub> = 5.0 V ± 5%	PC, JC					
AM27C4096-120						
AM27C4096-150						
AM27C4096-200	PC, PI, JC, JI					
AM27C4096-255 $V_{CC} = 5.0 V \pm 5\%$						

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### FUNCTIONAL DESCRIPTION

#### **Device Erasure**

In order to clear all locations of their programmed contents, the device must be exposed to an ultraviolet light source. A dosage of 15 W seconds/cm<sup>2</sup> is required to completely erase the device. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000  $\mu$ W/cm<sup>2</sup> for 15 to 20 minutes. The device should be directly under and about one inch from the source, and all filters should be removed from the UV light source prior to erasure.

Note that all UV erasable devices will erase with light sources having wavelengths shorter than 4000 Å, such as fluorescent light and sunlight. Although the erasure process happens over a much longer time period, exposure to any light source should be prevented for maximum system reliability. Simply cover the package window with an opaque label or substance.

#### **Device Programming**

Upon delivery, or after each erasure, the device has all of its bits in the "ONE", or HIGH state. "ZEROs" are loaded into the device through the programming procedure.

The device enters the programming mode when 12.75 V  $\pm$  0.25 V is applied to the V<sub>PP</sub> pin, and CE#/PGM# is at V<sub>IL</sub> and OE# is at V<sub>IH</sub>.

For programming, the data to be programmed is applied 16 bits in parallel to the data pins.

The flowchart in the Programming section (Section 5, Figure 5-1) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using a 100 µs programming pulse and by giving each address only as many pulses to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum pulses allowed is reached. This process is repeated while sequencing through each address of the device. This part of the algorithm is done at  $V_{CC} = 6.25$  V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at  $V_{CC} = V_{PP} = 5.25$  V.

Please refer to Section 5 for additional programming information and specifications.

#### **Program Inhibit**

Programming different data to multiple devices in parallel is easily accomplished. Except for CE#/PGM#, all like inputs of the devices may be common. A TTL low-level program pulse applied to one device's CE#/ PGM# input with V<sub>PP</sub> = 12.75 V  $\pm$  0.25 V and OE# HIGH will program that particular device. A high-level CE#/PGM# input inhibits the other devices from being programmed.

#### **Program Verify**

A verification should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with OE# at  $V_{IL}$ , CE#/ PGM# at  $V_{IH}$ , and  $V_{PP}$  between 12.5 V and 13.0 V.

#### Autoselect Mode

The autoselect mode provides manufacturer and device identification through identifier codes on DQ0– DQ7. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. This mode is functional in the  $25^{\circ}C \pm 5^{\circ}C$  ambient temperature range that is required when programming the device.

To activate this mode, the programming equipment must force V<sub>H</sub> on address line A9. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V<sub>IL</sub> to V<sub>IH</sub> (that is, changing the address from 00h to 01h). All other address lines must be held at V<sub>IL</sub> during the autoselect mode.

Byte 0 (A0 =  $V_{IL}$ ) represents the manufacturer code, and Byte 1 (A0 =  $V_{IH}$ ), the device identifier code. Both codes have odd parity, with DQ7 as the parity bit.

#### **Read Mode**

To obtain data at the device outputs, Chip Enable (CE#/ PGM#) and Output Enable (OE#) must be driven low. CE#/PGM# controls the power to the device and is typically used to select the device. OE# enables the device to output data, independent of device selection. Addresses must be stable for at least  $t_{ACC}$ - $t_{OE}$ . Refer to the Switching Waveforms section for the timing diagram.

#### **Standby Mode**

The device enters the CMOS standby mode when CE#/PGM# is at V<sub>CC</sub>  $\pm$  0.3 V. Maximum V<sub>CC</sub> current is reduced to 100 µA. The device enters the TTL-standby mode when CE#/PGM# is at V<sub>IH</sub>. Maximum V<sub>CC</sub> current is reduced to 1.0 mA. When in either standby mode, the device places its outputs in a high-impedance state, independent of the OE# input.

#### **Output OR-Tieing**

To accommodate multiple memory connections, a two-line control function provides:

- low memory power dissipation, and
- assurance that output bus contention will not occur.

CE#/PGM# should be decoded and used as the primary device-selecting function, while OE# be made a

## 

common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### **System Applications**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of

## MODE SELECT TABLE

these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1  $\mu F$  ceramic capacitor (high frequency, low inherent inductance) should be used on each device between  $V_{CC}$  and  $V_{SS}$  to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be used between  $V_{CC}$  and  $V_{SS}$  for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode		CE#/PGM#	OE#	A0	A9	V <sub>PP</sub>	Outputs
Read		V <sub>IL</sub>	V <sub>IL</sub>	х	Х	Х	D <sub>OUT</sub>
Output Disa	ble	V <sub>IL</sub>	V <sub>IH</sub>	х	Х	Х	High Z
Standby (TT	TL)	V <sub>IH</sub>	Х	х	Х	Х	High Z
Standby (CMOS)		$V_{CC} \pm 0.3 V$	Х	х	Х	Х	High Z
Program		V <sub>IL</sub>	V <sub>IH</sub>	х	Х	V <sub>PP</sub>	D <sub>IN</sub>
Program Ve	rify	V <sub>IH</sub>	V <sub>IL</sub>	х	Х	V <sub>PP</sub>	D <sub>OUT</sub>
Program Inhibit		V <sub>IH</sub>	Х	х	Х	V <sub>PP</sub>	High Z
Autoselect	Manufacturer Code	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>H</sub>	Х	01h
(Note 3)	Device Code	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>H</sub>	Х	19h

#### Notes:

1.  $V_H = 12.0 V \pm 0.5 V.$ 

2.  $X = Either V_{IH} or V_{IL}$ 

*3. A1–A8 and A10–17 = V<sub>IL</sub>.* 

4. See DC Programming Characteristics for V<sub>PP</sub> voltage during programming.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature
OTP Products
All Other Products $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature
with Power Applied55°C to +125°C
Voltage with Respect to V <sub>SS</sub>
All pins except A9, $V_{PP}$ , $V_{CC}$ –0.6 V to $V_{CC}$ + 0.6 V
A9 and V_PP (Note 2) $\ldots \ldots \ldots -0.6$ V to 13.5 V
$V_{CC}$ (Note 1)
Notes:

- 1. Minimum DC voltage on input or I/O pins –0.5 V. During voltage transitions, the input may overshoot  $V_{SS}$  to –2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is  $V_{CC}$  + 5 V. During voltage transitions, input and I/O pins may overshoot to  $V_{CC}$  + 2.0 V for periods up to 20 ns.
- Minimum DC input voltage on A9 is -0.5 V. During voltage transitions, A9 and V<sub>PP</sub> may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. A9 and V<sub>PP</sub> must not exceed+13.5 V at any time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

Commercial (C) Devices
Ambient Temperature (T <sub>A</sub> ) $\dots \dots \dots 0^{\circ}$ C to +70°C
Industrial (I) Devices
Ambient Temperature (T <sub>A</sub> ) $\dots -40^{\circ}$ C to +85°C
Extended (E) Devices
Ambient Temperature (T <sub>A</sub> ) $\dots -55^{\circ}C$ to +125°C
Supply Read Voltages
$V_{CC}$ for ± 5% devices $\ldots$ +4.75 V to +5.25 V $V_{CC}$ for ± 10% devices $\ldots$ +4.50 V to +5.50 V
On a rating range of a fina than a limite hat was now high the firms


Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over operating range (unless otherwise specified)


Parameter Symbol	Parameter Description	Test Condition	Min	Мах	Unit	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -400 μA	2.4		V	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	I <sub>OL</sub> = 2.1 mA			V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 0.5	V	
V <sub>IL</sub>	Input LOW Voltage		-0.5	+0.8	V	
ILI	Input Load Current	$V_{IN} = 0 V \text{ to } V_{CC}$		1.0	μA	
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0 V \text{ to } V_{CC}$		5.0	μA	
I <sub>CC1</sub>	V <sub>CC</sub> Active Current (Note 2)	CE# = V <sub>IL</sub> , f = 5 MHz,	C/I Devices		50	mA
		I <sub>OUT</sub> = 0 mA	E Devices		60	ШA
I <sub>CC2</sub>	V <sub>CC</sub> TTL Standby Current	CE# = V <sub>IH</sub>			1.0	mA
I <sub>CC3</sub>	V <sub>CC</sub> CMOS Standby Current	CE# = $V_{CC} \pm 0.3 V$			100	μA
I <sub>PP1</sub>	V <sub>PP</sub> Supply Current (Read)	$CE\# = OE\# = V_{IL},  V_{PP} = V_{CC}$			100	μA


*Caution*: The device must not be removed from (or inserted into) a socket when  $V_{CC}$  or  $V_{PP}$  is applied. *Notes:* 

- 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .
- 2.  $I_{CC1}$  is tested with  $OE = V_{IH}$  to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V<sub>CC</sub> + 0.5 V, which may overshoot to V<sub>CC</sub> + 2.0 V for periods less than 20 ns.




11408F-5






11408F-6



#### **TEST CONDITIONS**




11408F-7

Figure 3. Test Setup

#### Table 1. Test Specifications

Test Condition	All	Unit
Output Load	1 TTL gate	
Output Load Capacitance, C <sub>L</sub> (including jig capacitance)	100	pF
Input Rise and Fall Times	≤ 20	ns
Input Pulse Levels	0.45–2.4	V
Input timing measurement reference levels	0.8, 2.0	V
Output timing measurement reference levels	0.8, 2.0	V

#### SWITCHING TEST WAVEFORM



*Note:* For C<sub>L</sub> = 100 pF.

11408F-8

### **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
		Steady
	Ch	anging from H to L
	Ch	anging from L to H
XXXXXX	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High Impedance State (High Z)

KS000010-PAL


## **AC CHARACTERISTICS**

Paramete	er Symbols						Am27	C4096			
JEDEC	Standard	Description	Test Se	tup	-95	-105	-120	-150	-200	-255	Unit
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay	CE#, OE# = V <sub>IL</sub>	Max	90	100	120	150	200	250	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable to Output Delay	$OE\# = V_{IL}$	Max	90	100	120	150	200	250	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output Delay	$CE\# = V_{IL}$	Max	50	50	50	65	75	75	ns
t <sub>EHQZ</sub> t <sub>GHQZ</sub>	t <sub>DF</sub> (Note 2)	Chip Enable High or Output Enable High to Output High Z, Whichever Occurs First		Max	30	30	40	40	40	60	ns
t <sub>AXQX</sub>	t <sub>ОН</sub>	Output Hold Time from Addresses, CE# or OE#, Whichever Occurs First		Min	0	0	0	0	0	0	ns

**Caution:** Do not remove the device from (or insert it into) a socket or board that has  $V_{PP}$  or  $V_{CC}$  applied.

#### Notes:

- 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$
- 2. This parameter is sampled and not 100% tested.
- 3. Switching characteristics are over operating range, unless otherwise specified.
- 4. See Figure 3 and Table 1 for test specifications.



#### SWITCHING WAVEFORMS

#### Notes:

- 1. OE# may be delayed up to  $t_{ACC} t_{OE}$  after the falling edge of the addresses without impact on  $t_{ACC}$ .
- 2. t<sub>DF</sub> is specified from OE# or CE#, whichever occurs first.


## PACKAGE CAPACITANCE

Parameter Parameter			CDV040		PD 040		PL 044		
Symbol	Description	Test Conditions	Тур	Max	Тур	Max	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0	10	13	6	8	10	13	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0	10	13	8	10	12	14	pF

#### Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2.  $T_A = +25^{\circ}C, f = 1 MHz.$

## PHYSICAL DIMENSIONS\* CDV040—40-Pin Ceramic Dual In-Line Package, UV Lens (measured in inches)



\* For reference only. BSC is an ANSI standard for Basic Space Centering.

#### PD 040—40-Pin Plastic Dual In-Line Package (measured in inches)

