
HD74ALVC162834

18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable

HITACHI

ADE-205-217D (Z)

5th. Edition

December 1999

Description

The HD74ALVC162834 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V V_{CC} operation.

Data flow from A to Y is controlled by the output enable ($\overline{OE}$). The device operates in the transparent mode when the latch enable ($\overline{LE}$) is low. When $\overline{LE}$ is low, the A data is latched if the clock (CLK) input is held at a high or low logic level. If the $\overline{LE}$ is high, the A data is stored in the latch/flip flop on the low to high transition of CLK. When $\overline{OE}$ is high, the outputs are in the high impedance state.

To ensure the high impedance state during power up or power down, $\overline{OE}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current sinking capability of the driver.

All outputs, which are designed to sink up to 12 mA, include 26 Ω resistors to reduce overshoot and undershoot.

Features

- Meets “PC SDRAM registered DIMM design support document, Rev. 1.2”
- $V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$
- Typical V_{OL} ground bounce $< 0.8 \text{ V}$ ($@V_{CC} = 3.3 \text{ V}$, $T_a = 25^\circ\text{C}$)
- Typical V_{OH} undershoot $> 2.0 \text{ V}$ ($@V_{CC} = 3.3 \text{ V}$, $T_a = 25^\circ\text{C}$)
- High output current $\pm 12 \text{ mA}$ ($@V_{CC} = 3.0 \text{ V}$)
- All outputs have equivalent 26 Ω series resistors, so no external resistors are required


Function Table

Inputs				Output Y
OE	LE	CLK	A	
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	L or H	X	Y ₀ ^{*1}

H : High level
L : Low level
X : Immaterial
Z : High impedance
↑ : Low to high transition

Note: 1. Output level before the indicated steady-state input conditions were established.

Pin Arrangement



(Top view)

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V _{CC}	−0.5 to 4.6	V	
Input voltage range ^{*1}	V _I	−0.5 to 4.6	V	
Output voltage range ^{*1, 2}	V _O	−0.5 to V _{CC} +0.5	V	
Input clamp current	I _{IK}	−50	mA	V _I < 0
Output clamp current	I _{OK}	±50	mA	V _O < 0 or V _O > V _{CC}
Continuous output current	I _O	±50	mA	V _O = 0 to V _{CC}
V _{CC} , GND current / pin	I _{CC} or I _{GND}	±100	mA	
Maximum power dissipation at Ta = 55°C (in still air) ^{*3}	P _T	1	W	TSSOP
Storage temperature range	Tstg	−65 to 150	°C	

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating condition” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


- Notes:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp current ratings are observed.
 2. The input and output positive-voltage ratings may be exceeded up to 4.6 V if the input and output clamp-current ratings are observed.
 3. The maximum power dissipation is calculated using a junction temperature of 150°C and board trace length of 750 mils.

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	V _{CC}	2.3	3.6	V	
Input voltage	V _I	0	V _{CC}	V	
Output voltage	V _O	0	V _{CC}	V	
High-level output current	I _{OH}	—	−6	mA	V _{CC} = 2.3 V
		—	−8		V _{CC} = 2.7 V
		—	−12		V _{CC} = 3.0 V
Low-level output current	I _{OL}	—	6	mA	V _{CC} = 2.3 V
		—	8		V _{CC} = 2.7 V
		—	12		V _{CC} = 3.0 V
Input transition rise or fall rate	Δt/Δv	0	10	ns/V	
Operating free-air temperature	Ta	−40	85	°C	

Note: Unused or floating control pins must be held high or low.

Logic Diagram



Electrical Characteristics

Item	Symbol	V _{CC} (V)	Ta = -40 to 85°C		Unit	Test Conditions
			Min	Max		
Input voltage	V _{IH}	2.3 to 2.7	1.7	—	V	
		2.7 to 3.6	2.0	—		
	V _{IL}	2.3 to 2.7	—	0.7	V	
		2.7 to 3.6	—	0.8		
Output voltage	V _{OH}	2.3 to 3.6	V _{CC} -0.2	—	V	I _{OH} = -100 μA
		2.3	1.9	—		I _{OH} = -4 mA, V _{IH} = 1.7 V
		2.3	1.7	—		I _{OH} = -6 mA, V _{IH} = 1.7 V
		3.0	2.4	—		I _{OH} = -6 mA, V _{IH} = 2.0 V
		2.7	2.0	—		I _{OH} = -8 mA, V _{IH} = 2.0 V
		3.0	2.0	—		I _{OH} = -12 mA, V _{IH} = 2.0 V
	V _{OL}	2.3 to 3.6	—	0.2	V	I _{OL} = 100 μA
		2.3	—	0.4		I _{OL} = 4 mA, V _{IL} = 0.7 V
		2.3	—	0.55		I _{OL} = 6 mA, V _{IL} = 0.7 V
		3.0	—	0.55		I _{OL} = 6 mA, V _{IL} = 0.8 V
		2.7	—	0.6		I _{OL} = 8 mA, V _{IL} = 0.8 V
		3.0	—	0.8		I _{OL} = 12 mA, V _{IL} = 0.8 V
Input current	I _{IN}	3.6	—	±5.0	μA	V _{IN} = V _{CC} or GND
Off state output current	I _{OZ}	3.6	—	±10	μA	V _{OUT} = V _{CC} or GND
Quiescent supply current	I _{CC}	3.6	—	40	μA	V _{IN} = V _{CC} or GND
	ΔI _{CC}	3.0 to 3.6	—	750	μA	One input at (V _{CC} -0.6)V, other inputs at V _{CC} or GND

Switching Characteristics (Ta = -40 to 85°C)

Item	Symbol	V _{CC} (V)	Min	Typ	Max	Unit	From (Input)	To (Output)
Maximum clock frequency	f _{max}	2.5±0.2	150	—	—	MHz		
		2.7	150	—	—			
		3.3±0.3	150	—	—			
Propagation delay time	t _{PLH}	2.5±0.2	1.0	—	5.0	ns	A	Y
		2.7	—	—	5.0			
		3.3±0.3	1.0	—	4.2			
	t _{PHL}	2.5±0.2	1.4	—	6.0		$\overline{\text{LE}}$	Y
		2.7	—	—	6.1			
		3.3±0.3	1.4	—	5.4			
		2.5±0.2	1.4	—	6.3		CLK	Y
		2.7	—	—	6.1			
		3.3±0.3	1.4	—	5.4			
Output enable time	t _{ZH}	2.5±0.2	1.4	—	6.3	ns	$\overline{\text{OE}}$	Y
		2.7	—	—	6.5			
		3.3±0.3	1.1	—	5.5			
Output disable time	t _{HZ}	2.5±0.2	1.0	—	4.4	ns	$\overline{\text{OE}}$	Y
		2.7	—	—	4.9			
		3.3±0.3	1.3	—	4.5			
Input capacitance	C _{IN}	3.3	3.0	4.5	7.0	pF	Control inputs	
		3.3	3.0	6.0	9.0		Data inputs	
Output capacitance	C _O	3.3	3.0	7.0	9.0	pF	Y ports	

Switching Characteristics (Ta = -40 to 85°C) (cont)

Item	Symbol	V _{CC} (V)	Min	Typ	Max	Unit	From (Input)	
Setup time	t _{su}	2.5±0.2	2.1	—	—	ns	Data before CLK↑	
		2.7	2.1	—	—			
		3.3±0.3	1.7	—	—			
		2.5±0.2	1.2	—	—		Data before $\overline{LE}$ ↑	
		2.7	1.6	—	—		CLK “H”	
		3.3±0.3	1.3	—	—			
		2.5±0.2	1.4	—	—		Data before $\overline{LE}$ ↑	
		2.7	1.5	—	—		CLK “L”	
		3.3±0.3	1.2	—	—			
Hold time	t _h	2.5±0.2	0.6	—	—	ns	Data after CLK↑	
		2.7	0.6	—	—			
		3.3±0.3	0.7	—	—			
		2.5±0.2	0.8	—	—		Data after $\overline{LE}$ ↑	
		2.7	1.1	—	—		CLK “H” or “L”	
		3.3±0.3	1.1	—	—			
Pulse width	t _w	2.5±0.2	3.3	—	—	ns	$\overline{LE}$ “L”	
		2.7	3.3	—	—			
		3.3±0.3	3.3	—	—			
		2.5±0.2	3.3	—	—		CLK “H” or “L”	
		2.7	3.3	—	—			
		3.3±0.3	3.3	—	—			

Switching Characteristics (Ta = 0 to 85°C)


Item	Symbol	V _{CC} (V)	Min	Typ	Max	Unit	FROM (Input)	TO (Output)
Propagation delay time	C _L =0pF ^{*1} t _{PLH} , t _{PHL}	3.3±0.165	0.9	—	2.0	ns	A	Y
	C _L =50pF	3.3±0.165	1.0	—	4.5			
	C _L =0pF ^{*1}	3.3±0.165	1.4	—	2.9		CLK	Y
	C _L =50pF	3.3±0.165	1.9	—	4.5			
	C _L =50pF t _{SSO} ^{*1, 2}	3.3±0.165	1.9	—	4.8		CLK, A	Y
Output rise / fall time	C _L =50pF t _{TLH} , t _{THL} ^{*1}	3.3±0.165	1.0	—	2.5	volts/ ns		Y

Notes: 1. This parameter is characterized but not tested.
2. t_{SSO} : Simultaneous switching output time.

Operating Characteristics (Ta = 25°C)

Item	Symbol	$V_{CC} = 2.5 \pm 0.2 \text{ V}$	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	Unit	Test Conditions
Power dissipation capacitance	Outputs enable	22.0	24.5	pF	$C_L = 0, f = 10 \text{ MHz}$
	Outputs disable	5.0	6.0		

Test Circuit




Load Circuit for Outputs


Symbol	$V_{CC}=2.5 \pm 0.2 \text{ V}$	$V_{CC}=2.7 \text{ V}, 3.3 \pm 0.3 \text{ V}$
t_{PLH} / t_{PHL}	OPEN	OPEN
$t_{su} / t_h / t_w$		
t_{ZH} / t_{HZ}	GND	GND
t_{ZL} / t_{LZ}	$2 \times V_{CC}$	6.0 V
C_L	30 pF	50 pF

Note: 1. C_L includes probe and jig capacitance.


Waveforms – 1





Waveforms – 2




Waveforms – 3




IV Characteristics for Register Output (Measured value)



Weak condition LOW
 $V_{CC} = 3.15 \text{ V}$, $T_a = 85^\circ\text{C}$




Strong condition LOW
 $V_{CC} = 3.45 \text{ V}$, $T_a = 0^\circ\text{C}$



Package Dimensions

Unit : mm



Hitachi code	TTP-56D
EIAJ code	—
JEDEC code	—

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL	NorthAmerica	: http://semiconductor.hitachi.com/
	Europe	: http://www.hitachi-eu.com/hel/ecg
	Asia (Singapore)	: http://www.has.hitachi.com.sg/grp3/sicd/index.htm
	Asia (Taiwan)	: http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
	Asia (HongKong)	: http://www.hitachi.com.hk/eng/bo/grp3/index.htm
	Japan	: http://www.hitachi.co.jp/Sicd/index.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1> (408) 433-0223	Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322
--	---

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533

Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building, No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.