
HM62V8512CI Series

Wide Temperature Range Version
4 M SRAM (512-kword × 8-bit)

HITACHI

ADE-203-1215A (Z)
Rev. 1.0
Feb. 6, 2001

Description

The Hitachi HM62V8512CI is a 4-Mbit static RAM organized 512-kword × 8-bit. HM62V8512CI Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). The HM62V8512CI Series offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is packaged in standard 32-pin TSOP II.

Features


- Single 3.0 V supply: 2.7 V to 3.6 V
- Access time: 70 ns (max)
- Power dissipation
 - Active: 6.0 mW/MHz (typ)
 - Standby: 2.4 μ W (typ)
- Completely static memory. No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly LV-TTL compatible: All inputs and outputs
- Battery backup operation
- Operating temperature: -40 to +85°C

Ordering Information

Type No.	Access time	Package
HM62V8512CLTTI-7	70 ns	400-mil 32-pin plastic TSOP II (TTP-32D)

Pin Arrangement

32-pin TSOP




(Top view)

Pin Description

Pin name	Function
A0 to A18	Address input
I/O0 to I/O7	Data input/output
CS	Chip select
OE	Output enable
WE	Write enable
V _{cc}	Power supply
V _{ss}	Ground

Block Diagram



Function Table

$\overline{WE}$	$\overline{CS}$	$\overline{OE}$	Mode	V_{CC} current	Dout pin	Ref. cycle
x	H	x	Not selected	I_{SB}, I_{SB1}	High-Z	—
H	L	H	Output disable	I_{CC}	High-Z	—
H	L	L	Read	I_{CC}	Dout	Read cycle
L	L	H	Write	I_{CC}	Din	Write cycle (1)
L	L	L	Write	I_{CC}	Din	Write cycle (2)

Note: x: H or L

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage	V_{CC}	−0.5 to +4.6	V
Voltage on any pin relative to V_{SS}	V_T	−0.5* ¹ to $V_{CC} + 0.5$ * ²	V
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	−40 to +85	°C
Storage temperature	T_{stg}	−55 to +125	°C
Storage temperature under bias	T_{bias}	−40 to +85	°C

Notes: 1. V_T min: −3.0 V for pulse half-width ≤ 30 ns.
2. Maximum voltage is 4.6 V.

Recommended DC Operating Conditions ($T_a = -40$ to +85°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	2.7	3.0	3.6	V
	V_{SS}	0	0	0	V
Input high voltage	V_{IH}	2.4	—	$V_{CC} + 0.3$	V
Input low voltage	V_{IL}	−0.3* ¹	—	0.6	V

Note: 1. V_{IL} min: −3.0 V for pulse half-width ≤ 30 ns.

DC Characteristics

Parameter	Symbol	Min	Typ* ¹	Max	Unit	Test conditions
Input leakage current	$ I_{LI} $	—	—	1	μA	$V_{in} = V_{SS} \text{ to } V_{CC}$
Output leakage current	$ I_{LO} $	—	—	1	μA	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}, V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating power supply current: DC	I_{CC}	—	5	10	mA	$\overline{CS} = V_{IL},$ others = $V_{IH}/V_{IL}, I_{I/O} = 0 \text{ mA}$
Operating power supply current	I_{CC1}	—	15	30	mA	Min cycle, duty = 100% $\overline{CS} = V_{IL},$ others = V_{IH}/V_{IL} $I_{I/O} = 0 \text{ mA}$
Operating power supply current	I_{CC2}	—	2	10	mA	Cycle time = 1 μs , duty = 100% $I_{I/O} = 0 \text{ mA}, \overline{CS} \leq 0.2 \text{ V}$ $V_{IH} \geq V_{CC} - 0.2 \text{ V},$ $V_{IL} \leq 0.2 \text{ V}$
Standby power supply current: DC	I_{SB}	—	0.1	0.3	mA	$\overline{CS} = V_{IH}$
Standby power supply current (1): DC	I_{SB1}	—	0.8* ²	20* ²	μA	$V_{in} \geq 0 \text{ V},$ $\overline{CS} \geq V_{CC} - 0.2 \text{ V}$
Output low voltage	V_{OL}	—	—	0.4	V	$I_{OL} = 2.0 \text{ mA}$
		—	—	0.2	V	$I_{OL} = 100 \mu\text{A}$
Output high voltage	V_{OH}	$V_{CC} - 0.2$	—	—	V	$I_{OH} = -100 \mu\text{A}$
		2.4	—	—	V	$I_{OH} = -1.0 \text{ mA}$

Notes: 1. Typical values are at $V_{CC} = 3.0 \text{ V}$, $T_a = +25^\circ\text{C}$ and specified loading, and not guaranteed.
2. This characteristics is guaranteed only for L-version.

Capacitance ($T_a = +25^\circ\text{C}$, $f = 1 \text{ MHz}$)


Parameter	Symbol	Typ	Max	Unit	Test conditions
Input capacitance* ¹	C_{in}	—	8	pF	$V_{in} = 0 \text{ V}$
Input/output capacitance* ¹	$C_{I/O}$	—	10	pF	$V_{I/O} = 0 \text{ V}$

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = −40 to +85°C, VCC = 2.7 V to 3.6 V, unless otherwise noted.)

Test Conditions

- Input pulse levels: 0.4 V to 2.4 V
- Input rise and fall time: 5 ns
- Input timing reference levels: 1.4 V
- Output timing reference level: 0.8 V/2.0 V
- Output load (Including scope & jig)



Read Cycle

		HM62V8512CI			
		-7			
Parameter	Symbol	Min	Max	Unit	Notes
Read cycle time	t _{RC}	70	—	ns	
Address access time	t _{AA}	—	70	ns	
Chip select access time	t _{CO}	—	70	ns	
Output enable to output valid	t _{OE}	—	35	ns	
Chip selection to output in low-Z	t _{LZ}	10	—	ns	2
Output enable to output in low-Z	t _{OLZ}	5	—	ns	2
Chip deselection to output in high-Z	t _{HZ}	0	30	ns	1, 2
Output disable to output in high-Z	t _{OHZ}	0	30	ns	1, 2
Output hold from address change	t _{OH}	10	—	ns	

Write Cycle

		HM62V8512CI			
		-7			
Parameter	Symbol	Min	Max	Unit	Notes
Write cycle time	t _{WC}	70	—	ns	
Chip selection to end of write	t _{CW}	60	—	ns	4
Address setup time	t _{AS}	0	—	ns	5
Address valid to end of write	t _{AW}	60	—	ns	
Write pulse width	t _{WP}	50	—	ns	3, 12
Write recovery time	t _{WR}	0	—	ns	6
$\overline{WE}$ to output in high-Z	t _{WHZ}	0	30	ns	1, 2, 7
Data to write time overlap	t _{DW}	30	—	ns	
Data hold from write time	t _{DH}	0	—	ns	
Output active from output in high-Z	t _{OW}	5	—	ns	2
Output disable to output in high-Z	t _{OHZ}	0	30	ns	1, 2, 7

Notes: 1. t_{HZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100% tested.

3. A write occurs during the overlap (t_{WP}) of a low $\overline{CS}$ and a low $\overline{WE}$. A write begins at the later transition of $\overline{CS}$ going low or $\overline{WE}$ going low. A write ends at the earlier transition of $\overline{CS}$ going high or $\overline{WE}$ going high. t_{WP} is measured from the beginning of write to the end of write.

4. t_{CW} is measured from $\overline{CS}$ going low to the end of write.

5. t_{AS} is measured from the address valid to the beginning of write.

6. t_{WR} is measured from the earlier of $\overline{WE}$ or $\overline{CS}$ going high to the end of write cycle.

7. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.

8. If the $\overline{CS}$ low transition occurs simultaneously with the $\overline{WE}$ low transition or after the $\overline{WE}$ transition, the output remain in a high impedance state.

9. Dout is the same phase of the write data of this write cycle.


10. Dout is the read data of next address.

11. If $\overline{CS}$ is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.


12. In the write cycle with $\overline{OE}$ low fixed, t_{WP} must satisfy the following equation to avoid a problem of data bus contention. $t_{WP} \geq t_{DW} \min + t_{WHZ} \max$

Timing Waveforms


Read Timing Waveform ($\overline{WE} = V_{IH}$)



Write Timing Waveform (1) ($\overline{\text{OE}}$ Clock)



Write Timing Waveform (2) ($\overline{\text{OE}}$ Low Fixed)




Low V_{CC} Data Retention Characteristics ($T_a = -40$ to $+85^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions* ²
V_{CC} for data retention	V_{DR}	2	—	—	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$, $V_{in} \geq 0 \text{ V}$
Data retention current	I_{CCDR}	—	0.8* ³	20* ¹	μA	$V_{CC} = 3.0 \text{ V}$, $V_{in} \geq 0 \text{ V}$ $\overline{CS} \geq V_{CC} - 0.2 \text{ V}$
Chip deselect to data retention time	t_{CDR}	0	—	—	ns	See retention waveform
Operation recovery time	t_R	t_{RC} * ⁴	—	—	ns	

- Notes: 1. For L-version and 10 μA (max.) at $T_a = -40$ to $+40^\circ\text{C}$.
2. $\overline{CS}$ controls address buffer, $\overline{WE}$ buffer, $\overline{OE}$ buffer, and D_{in} buffer. In data retention mode, V_{in} levels (address, $\overline{WE}$, $\overline{OE}$, I/O) can be in the high impedance state.
3. Typical values are at $V_{CC} = 3.0 \text{ V}$, $T_a = +25^\circ\text{C}$ and specified loading, and not guaranteed.
4. t_{RC} = read cycle time.

Low V_{CC} Data Retention Timing Waveform ($\overline{CS}$ Controlled)




HM62V8512CI Series

Package Dimensions

HM62V8512CLTTI Series (TTP-32D)

Unit: mm



*Dimension including the plating thickness
Base material dimension

Hitachi Code	TTP-32D
JEDEC	Conforms
EIAJ	—
Mass (reference value)	0.51 g

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL	NorthAmerica	: http://semiconductor.hitachi.com/
	Europe	: http://www.hitachi-eu.com/hel/ecg
	Asia	: http://sicapac.hitachi-asia.com
	Japan	: http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1> (408) 433-0223

Hitachi Europe GmbH
Electronic Components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 585160

Hitachi Asia Ltd.
Hitachi Tower
16 Collyer Quay #20-00,
Singapore 049318
Tel: <65>-538-6533/538-8577
Fax: <65>-538-6933/538-3877
URL: <http://www.hitachi.com.sg>

Hitachi Asia Ltd.
(Taipei Branch Office)
4/F, No. 167, Tun Hwa North Road,
Hung-Kuo Building,
Taipei (105), Taiwan
Tel: <886>-(2)-2718-3666
Fax: <886>-(2)-2718-8180
Telex: 23222 HAS-TP
URL: <http://www.hitachi.com.tw>

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower,
World Finance Centre,
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon,
Hong Kong
Tel: <852>-(2)-735-9218
Fax: <852>-(2)-730-0281
URL: <http://www.hitachi.com.hk>

Copyright © Hitachi, Ltd., 2000. All rights reserved. Printed in Japan.
Colophon 2.0