

Document Title

512Kx8 bit Low Power CMOS Static RAM

Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial draft	October 20,1998	Preliminary
1.0	Finalize	April 12, 1999	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.

512Kx8 bit Low Power CMOS Static RAM

FEATURES

- Process Technology: TFT
- Organization: 512Kx8
- Power Supply Voltage: 4.5~5.5V
- Low Data Retention Voltage: 2V(Min)
- Three state output and TTL Compatible
- Package Type: 32-DIP-600, 32-SOP-525, 32-TSOP2-400F/R

GENERAL DESCRIPTION


The K6T4008C1C families are fabricated by SAMSUNG's advanced CMOS process technology. The families support various operating temperature ranges and various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

Product Family	Operating Temperature	Vcc Range	Speed	Power Dissipation		PKG Type
				Standby (Isb1, Max)	Operating (Icc2, Max)	
K6T4008C1C-L	Commercial (0~70°C)	4.5~5.5V	55 ¹⁾ /70ns	80μA	55mA	32-DIP,32-SOP
K6T4008C1C-B				20μA		32-TSOP2-F/R
K6T4008C1C-P	Inderstrial (-40~85°C)			100μA		32-SOP
K6T4008C1C-F				30μA		


1. The parameter is measured with 50pF test load.

PIN DESCRIPTION



Pin Name	Function
$\overline{WE}$	Write Enable Input
$\overline{CS}$	Chip Select Input
$\overline{OE}$	Output Enable Input
A0~A18	Address Inputs
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power
Vss	Ground

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

PRODUCT LIST

Commercial Temperature Products(0~70°C)		Industrial Temperature Products(-40~85°C)	
Part Name	Function	Part Name	Function
K6T4008C1C-DL55	32-DIP, 55ns, Low Power	K6T4008C1C-GP55	32-SOP, 55ns, Low Power
K6T4008C1C-DB55	32-DIP, 55ns, Low Low Power	K6T4008C1C-GF55	32-SOP, 55ns, Low Low Power
K6T4008C1C-DL70	32-DIP, 70ns, Low Power	K6T4008C1C-GP70	32-SOP, 70ns, Low Power
K6T4008C1C-DB70	32-DIP, 70ns, Low Low Power	K6T4008C1C-GF70	32-SOP, 70ns, Low Low Power
K6T4008C1C-GL55	32-SOP, 55ns, Low Power	K6T4008C1C-VF55	32-TSOP2-F, 55ns, Low Low Power
K6T4008C1C-GB55	32-SOP, 55ns, Low Low Power	K6T4008C1C-VF70	32-TSOP2-F, 70ns, Low Low Power
K6T4008C1C-GL70	32-SOP, 70ns, Low Power	K6T4008C1C-MF55	32-TSOP2-R, 55ns, Low Low Power
K6T4008C1C-GB70	32-SOP, 70ns, Low Low Power	K6T4008C1C-MF70	32-TSOP2-R, 70ns, Low Low Power
K6T4008C1C-VB55	32-TSOP2-F, 55ns, Low Low Power		
K6T4008C1C-VB70	32-TSOP2-F, 70ns, Low Low Power		
K6T4008C1C-MB55	32-TSOP2-R, 55ns, Low Low Power		
K6T4008C1C-MB70	32-TSOP2-R, 70ns, Low Low Power		

FUNCTIONAL DESCRIPTION

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	I/O Pin	Mode	Power
H	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	H	H	High-Z	Output disbaled	Active
L	L	H	Dout	Read	Active
L	X ¹⁾	L	Din	Write	Active

1. X means don't care.(Must be in low or high state.)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-0.5 to 7.0	V	-
Voltage on Vcc supply relative to Vss	V _{CC}	-0.5 to 7.0	V	-
Power Dissipation	P _D	1.0	W	-
Storage temperature	T _{STG}	-65 to 150	°C	-
Operating Temperature	T _A	0 to 70	°C	K6T4008C1C-L/-B
		-40 to 85	°C	K6T4008C1C-P/-F

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.2	-	V _{CC} +0.5 ²⁾	V
Input low voltage	V _{IL}	-0.5 ³⁾	-	0.8	V

Note:

1. Commercial Product : T_A=0 to 70°C, otherwise specifiedIndustrial Product : T_A=-40 to 85°C, otherwise specified2. Overshoot : V_{CC}+3.0V in case of pulse width ≤ 30ns

3. Undershoot : -3.0V in case of pulse width ≤ 30ns

4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, T_A=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ	Max	Unit	
Input leakage current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-1	-	1	μA	
Output leakage current	I _{LO}	$\overline{CS}$ =V _{IH} or $\overline{OE}$ =V _{IH} or $\overline{WE}$ =V _{IL} , V _{IO} =V _{SS} to V _{CC}	-1	-	1	μA	
Operating power supply current	I _{CC}	I _{IO} =0mA, $\overline{CS}$ =V _{IL} , V _{IN} =V _{IL} or V _{IH} , Read	-	-	10	mA	
Average operating current	I _{CC1}	Cycle time=1μs, 100% duty, I _{IO} =0mA $\overline{CS}$ ≤0.2V, V _{IN} ≥0.2V or V _{IN} ≥V _{CC} -0.2V	-	-	8	mA	
	I _{CC2}	Cycle time=Min, 100% duty, I _{IO} =0mA, $\overline{CS}$ =V _{IL} , V _{IN} =V _{IH} or V _{IL}	-	-	55	mA	
Output low voltage	V _{OL}	I _{OL} =2.1mA	-	-	0.4	V	
Output high voltage	V _{OH}	I _{OH} =-1.0mA	2.4	-	-	V	
Standby Current(TTL)	I _{SB}	$\overline{CS}$ =V _{IH} , Other inputs = V _{IL} or V _{IH}	-	-	3	mA	
Standby Current(CMOS)	I _{SB1}		K6T4008C1C-L	-	-	80	μA
			K6T4008C1C-B	-	-	20	
			K6T4008C1C-P	-	-	100	
			K6T4008C1C-F	-	-	30	


AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level : 0.8 to 2.4V

Input rising and falling time : 5ns

Input and output reference voltage : 1.5V

Output load (See right) : $C_L=100\text{pF}+1\text{TTL}$ $C_L=50\text{pF}+1\text{TTL}$ 

1. Including scope and jig capacitance



AC CHARACTERISTICS ($V_{CC}=4.5\sim 5.5\text{V}$, K6T4008C1C-C Family: $T_A=0$ to 70°C , K6T4008C1C-I Family: $T_A=-40$ to 85°C)

Parameter List		Symbol	Speed Bins				Units
			55ns		70ns		
			Min	Max	Min	Max	
Read	Read cycle time	tRC	55	-	70	-	ns
	Address access time	tAA	-	55	-	70	ns
	Chip select to output	tCO	-	55	-	70	ns
	Output enable to valid output	tOE	-	25	-	35	ns
	Chip select to low-Z output	tLZ	10	-	10	-	ns
	Output enable to low-Z output	tOLZ	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	25	ns
	Output disable to high-Z output	tOHZ	0	20	0	25	ns
	Output hold from address change	tOH	10	-	10	-	ns
Write	Write cycle time	tWC	55	-	70	-	ns
	Chip select to end of write	tCW	45	-	60	-	ns
	Address set-up time	tAS	0	-	0	-	ns
	Address valid to end of write	tAW	45	-	60	-	ns
	Write pulse width	tWP	40	-	50	-	ns
	Write recovery time	tWR	0	-	0	-	ns
	Write to output high-Z	tWHZ	0	20	0	25	ns
	Data to write time overlap	tdW	25	-	30	-	ns
	Data hold from write time	tdH	0	-	0	-	ns
	End write to output low-Z	tOW	5	-	5	-	ns

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition		Min	Typ	Max	Unit
Vcc for data retention	VDR	$\overline{CS} \geq V_{CC}-0.2\text{V}$		2.0	-	5.5	V
Data retention current	IDR	$V_{CC}=3.0\text{V}, \overline{CS} \geq V_{CC}-0.2\text{V}$	K6T4008C1C-L	-	-	40	μA
			K6T4008C1C-B	-	-	15	
			K6T4008C1C-P	-	-	50	
			K6T4008C1C-F	-	-	20	
Data retention set-up time	tSDR	See data retention waveform		0	-	-	ms
Recovery time	trDR			5	-	-	


TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)


NOTES (READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.

TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{CS}$ Controlled)




NOTES (WRITE CYCLE)

1. A write occurs during the overlap of a low $\overline{CS}$ and a low $\overline{WE}$. A write begins at the latest transition among $\overline{CS}$ going Low and $\overline{WE}$ going low : A write end at the earliest transition among CS going high and WE going high, t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the $\overline{CS}$ going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{CS}$ or $\overline{WE}$ going high.

DATA RETENTION WAVE FORM


$\overline{CS}$ controlled




PACKAGE DIMENSIONS

Units : millimeter(Inch)

32 PIN DUAL INLINE PACKAGE (600mil)




32 PIN PLASTIC SMALL OUTLINE PACKAGE (525mil)



PACKAGE DIMENSIONS

Units : millimeter(Inch)

32 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400F)



32 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400R)

