

NanoAmp Solutions, Inc. 1982 Zanker Road, San Jose, CA 95112 ph: 408-573-8878, FAX: 408-573-8877 www.nanoamp.com

EM128L08 Family 128Kx8 Bit Ultra-Low Power Asynchronous Static RAM

Overview


The EM128L08 is an integrated memory device containing a low power 1 Mbit Static Random Access Memory organized as 131,072 words by 8 bits. The device is fabricated using NanoAmp's advanced CMOS process and high-speed/lowpower circuit technology. This device is designed for very low voltage operation making it quite suitable for battery powered devices. It is also designed for both very low operating and standbycurrents. The device pinout is compatible with other standard 128Kx8 SRAMs.


Features

- Wide Voltage Range: 2.3 to 3.6 Volts
- Extended Temperature Range: -40 to +85 °C
- Fast Cycle Time: T_{ACC} < 55 ns @ 3.0V

- Very Low Operating Current: I_{CC} < 10 mA typical at 3V, 10 Mhz
- Very Low Standby Current: I_{SB} < 10 $\mu A @~55 ~^{o}C$
- 32-Pin TSOP, STSOP, Packages Available

FIGURE 1: Typical Operating Current Curves





*The device will consume active power in this mode whenever addresses are changed

TABLE 3: Absolute Maximum Ratings*

Item	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	V _{IN,OUT}	–0.3 to V _{CC} +0.3	V
Voltage on $V_{\rm CC}$ Supply Relative to $V_{\rm SS}$	V _{CC}	-0.3 to 4.0	V
Power Dissipation	PD	500	mW
Storage Temperature	T _{STG}	-40 to 125	°C
Operating Temperature	T _A	-40 to +85	°C
Soldering Temperature and Time	T _{SOLDER}	260 °C, 10sec(Lead only)	°C

* Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TABLE 4: Operating Characteristics (Over specified Temperature Range)

Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage	V _{CC}		2.3		3.6	V
Data Retention Voltage	V _{DR}	Chip Disabled (Note 3)	1.8		3.6	V
Input High Voltage	V _{IH}		0.7V _{CC}		V _{CC} +0.5	V
Input Low Voltage	V _{IL}		-0.5		0.3V _{CC}	V
Output High Voltage	V _{OH}	I _{OH} = 0.2mA	V _{CC} -0.2			V
Output Low Voltage	V _{OL}	I _{OL} = -0.2mA			0.2	V
Input Leakage Current	I _{LI}	$V_{IN} = 0$ to V_{CC}			0.5	μA
Output Leakage Current	I _{LO}	$\overline{OE} = V_{IH}$ or Chip Disabled			0.5	μA
Read/Write Operating Supply Current @ 1 μ S Cycle Time	I _{CC1}	VCC=3.6 V, $V_{IN}=V_{IH}$ or V_{IL} Chip Enabled, IOL = 0			3.0	mA
Read/Write Operating Supply Cur- rent @ 70 nS Cycle Time	I _{CC2}	VCC=3.6 V, $V_{IN}=V_{IH}$ or V_{IL} Chip Enabled, IOL = 0			14.0	mA
Read/Write Quiescent Operating Supply Current (Note 1)	I _{CC3}	$V_{IN} = V_{CC} \text{ or } 0V$ Chip Enabled, IOL = 0 f = 0, $t_A = 85^{\circ}C$, VCC = 3.3 V			20	μA
Operating Standby Current (Note 1)	I _{SB1}	$V_{IN} = V_{CC} \text{ or } 0V$ Chip Disabled $t_A = 55^{\circ}C, VCC = 3.3V$			10	μΑ
Maximum Standby Current (Note 1)	I _{SB2}	$V_{IN} = V_{CC}$ or 0V Chip Disabled $t_A = 85^{\circ}C$, VCC = 3.3V			20	μΑ
Maximum Data Retention Current (Note 1)	I _{DR}	Vcc = 2.0V, $V_{IN} = V_{CC}$ or 0 Chip Disabled, $t_A = 85^{\circ}C$			10	μΑ

Note 1. This device assumes a standby mode if either $\overline{CE1}$ is disabled (high) or CE2 is disabled (low). It will <u>also</u> automatically go into a standby mode whenever all input signals are quiescent (not toggling) regardless of the state of CE1 or CE2. In order to achieve low standby current in the enabled mode (CE1 low and CE2 high), all inputs must be within 0.2 volts of either V_{CC} or V_{SS} .

TABLE 5: Timing Test Conditions

Item	
Input Pulse Level	0.1V _{CC} to 0.9 V _{CC}
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V _{CC}
Output Load	CL = 30pF
Operating Temperature	-40 to +85 °C

TABLE 6: Timing

lion	Symbol	2.3 -	3.6 V	3.0 -	3.6 V	Units
Item		Min.	Max.	Min.	Max.	Units
Read Cycle Time	t _{RC}	70		55		ns
Address Access Time	t _{AA}		70		55	ns
Chip Enable to Valid Output	t _{co}		70		55	ns
Output Enable to Valid Output	t _{OE}		25		20	ns
Chip Enable to Low-Z output	t _{LZ}	10		10		ns
Output Enable to Low-Z Output	t _{OLZ}	5		5		ns
Chip Disable to High-Z Output	t _{HZ}	0	20	0	15	ns
Output Disable to High-Z Output	t _{OHZ}	0	20	0	15	ns
Output Hold from Address Change	t _{OH}	10		10		ns
Write Cycle Time	t _{WC}	70		55		ns
Chip Enable to End of Write	t _{CW}	50		45		ns
Address Valid to End of Write	t _{AW}	50		45		ns
Write Pulse Width	t _{WP}	40		35		ns
Address Setup Time	t _{AS}	0		0		ns
Write Recovery Time	t _{WR}	0		0		ns
Write to High-Z Output	t _{WHZ}	1	20		15	ns
Data to Write Time Overlap	t _{DW}	40		35		ns
Data Hold from Write Time	t _{DH}	0		0		ns
End Write to Low-Z Output	t _{OW}	5		5		ns





FIGURE 4: Write Cycle Timing (OE clock)






TABLE 7: Ordering Information

Part Number	Package	Package Temperature Voltage Range Range		Speed
EM128L08T	32 pin TSOP	-40 to +85°C	2.3 to 3.6 V	55 ns @ 3.0 V
EM128L08N	32 pin STSOP	-40 to +85°C	2.3 to 3.6 V	55 ns @ 3.0 V

TABLE 8: Revision History

Revision #	Date	Change Description
А	Jan. 2001	Initial Advance Release