

IRF7752

HEXFET® Power MOSFET

- Ultra Low On-Resistance
- Dual N-Channel MOSFET
- Very Small SOIC Package
- Low Profile (< 1.1mm)
- Available in Tape & Reel


V _{DSS}	R _{DS(on)} max	I _D
30V	0.030@V _{GS} = 10V	4.6A
	0.036@V _{GS} = 4.5V	3.9A

Description

HEXFET® power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the ruggedized device design, that International Rectifier is well known for, provides the designer with an extremely efficient and reliable device for use in battery and load management.

The TSSOP-8 package, has 45% less footprint area of the standard SO-8. This makes the TSSOP-8 an ideal device for applications where printed circuit board space is at a premium.

The low profile (<1.1mm) of the TSSOP-8 will allow it to fit easily into extremely thin application environments such as portable electronics and PCMCIA cards.



Absolute Maximum Ratings

	Parameter	Max.	Units
V _{DS}	Drain- Source Voltage	30	V
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	±4.6	A
I _D @ T _C = 70°C	Continuous Drain Current, V _{GS} @ 10V	±3.7	
I _{DM}	Pulsed Drain Current ①	±37	
P _D @ T _A = 25°C	Power Dissipation	1.0	W
P _D @ T _A = 70°C	Power Dissipation	0.64	
	Linear Derating Factor	8.0	mW/°C
V _{GS}	Gate-to-Source Voltage	± 12	V
T _J , T _{STG}	Junction and Storage Temperature Range	-55 to + 150	°C


Thermal Resistance

	Parameter	Max.	Units
R _{θJA}	Maximum Junction-to-Ambient③	125	°C/W

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{GS} = 0V, I_D = -250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.030	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 1mA$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.030	Ω	$V_{GS} = 10V, I_D = 4.6A$ ②
		—	—	0.036		$V_{GS} = 4.5V, I_D = 3.9A$ ②
$V_{GS(th)}$	Gate Threshold Voltage	0.60	—	2.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
g_{fs}	Forward Transconductance	12	—	—	S	$V_{DS} = 10V, I_D = 4.6A$
I_{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	$V_{DS} = 24V, V_{GS} = 0V$
		—	—	100		$V_{DS} = 24V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	-200	nA	$V_{GS} = -12V$
	Gate-to-Source Reverse Leakage	—	—	200		$V_{GS} = 12V$
Q_g	Total Gate Charge	—	9.0	—	nC	$I_D = 4.6A$
Q_{gs}	Gate-to-Source Charge	—	2.5	—		$V_{DS} = 24V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	2.6	—		$V_{GS} = 4.5V$ ②
$t_{d(on)}$	Turn-On Delay Time	—	7.2	—	ns	$V_{DD} = 15V$
t_r	Rise Time	—	9.1	—		$I_D = 1.0A$
$t_{d(off)}$	Turn-Off Delay Time	—	25	—		$R_G = 6.0\Omega$
t_f	Fall Time	—	11	—		$V_{GS} = 10V$ ②
C_{iss}	Input Capacitance	—	861	—	pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	210	—		$V_{DS} = 25V$
C_{rss}	Reverse Transfer Capacitance	—	25	—		$f = 1.0MHz$

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	0.91	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	37		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 0.91A, V_{GS} = 0V$ ②
t_{rr}	Reverse Recovery Time	—	25	—	ns	$T_J = 25^\circ\text{C}, I_F = 0.91A$
Q_{rr}	Reverse Recovery Charge	—	23	—	nC	$di/dt = 100A/\mu s$ ②

Notes:

① Repetitive rating; pulse width limited by max. junction temperature.

② Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.

③ When mounted on 1 inch square copper board, $t < 10$ sec




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 10. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient




Fig 11. Typical On-Resistance Vs. Gate Voltage




Fig 12. Typical On-Resistance Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform





Fig 13b. Gate Charge Test Circuit

TSSOP-8 Package Outline



NOTES

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
2. DIMENSIONS ARE SHOWN IN MILLIMETERS AND INCHES.
3. CONTROLLING DIMENSION: MILLIMETER.
4. DATUM PLANE H IS LOCATED AS SHOWN.
5. DATUM A AND B TO BE DETERMINED AT DATUM PLANE H.
6. DIMENSIONS D AND E1 ARE MEASURED AT DATUM PLANE H.
7. DIMENSION L IS THE LEAD LENGTH FOR SOLDERING TO A SUBSTRATE.
8. OUTLINE CONFORMS TO JEDEC OUTLINE MO-153AA.

LEAD ASSIGNMENTS



Data and specifications subject to change without notice.
This product has been designed and qualified for the Industrial market.
Qualification Standards can be found on IR's Web site.