Features

- Utilizes the AVR[®] RISC Architecture
- AVR High-performance and Low-power RISC Architecture
 - 118 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Up to 10 MIPS Throughput at 10 MHz
- Data and Non-volatile Program Memory
 - 2K Bytes of In-System Programmable Flash Endurance 1,000 Write/Erase Cycles
 - 128 Bytes of SRAM
 - 128 Bytes of In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles
- Programming Lock for Flash Program and EEPROM Data Security
- Peripheral Features
 - One 8-bit Timer/Counter with Separate Prescaler
 - One 16-bit Timer/Counter with Separate Prescaler, Compare, Capture Modes and 8-, 9-, or 10-bit PWM
 - On-chip Analog Comparator
 - Programmable Watchdog Timer with On-chip Oscillator
 - SPI Serial Interface for In-System Programming
 - Full Duplex UART
- Special Microcontroller Features
 Low-power Idle and Power-down Modes
 - External and Internal Interrupt Sources
- Specifications
 - Low-power, High-speed CMOS Process Technology
 Fully Static Operation
- Power Consumption at 4 MHz, 3V, 25°C
 - Active: 2.8 mA
 - Idle Mode: 0.8 mA
 - Power-down Mode: <1 µA</p>
- I/O and Packages
 - 15 Programmable I/O Lines
 - 20-pin PDIP and SOIC
- Operating Voltages
 - 2.7 6.0V (AT90S2313-4)
 - 4.0 6.0V (AT90S2313-10)
- Speed Grades
 - 0 4 MHz (AT90S2313-4)
 - 0 10 MHz (AT90S2313-10)

Pin Configuration



		СЛ		1
RESET	1	<u> </u>	20	b vcc
(RXD) PD0 🗆	2		19	🗅 РВ7 (SCK)
(TXD) PD1 🗆	3		18	PB6 (MISO)
XTAL2 🗆	4		17	PB5 (MOSI)
XTAL1 🗆	5		16	🗅 РВ4
(INT0) PD2 🗆	6		15	D PB3 (OC1)
(INT1) PD3 🗆	7		14	🗆 РВ2
(T0) PD4 🗖	8		13	□ PB1 (AIN1)
(T1) PD5 🗖	9		12	□ PB0 (AIN0)
GND 🗆	10		11	D PD6 (ICP)





8-bit **AVR**[®] Microcontroller with 2K Bytes of In-System Programmable Flash

AT90S2313

Rev. 0839IS-AVR-06/02

Note: This is a summary document. A complete document is available on our web site at *www.atmel.com*.



Description

The AT90S2313 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the AT90S2313 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.




Figure 1. The AT90S2313 Block Diagram

The AT90S2313 provides the following features: 2K bytes of In-System Programmable Flash, 128 bytes EEPROM, 128 bytes SRAM, 15 general purpose I/O lines, 32 general purpose working registers, flexible Timer/Counters with compare modes, internal and external interrupts, a programmable serial UART, programmable Watchdog Timer with internal Oscillator, an SPI serial port for Flash memory downloading and two software

selectable power-saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next external interrupt or Hardware Reset.

The device is manufactured using Atmel's high-density non-volatile memory technology. The On-chip In-System Programmable Flash allows the Program memory to be reprogrammed in-system through an SPI serial interface or by a conventional non-volatile memory programmer. By combining an enhanced RISC 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT90S2313 is a powerful microcontroller that provides a highly flexible and cost-effective solution to many embedded control applications.

The AT90S2313 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators and evaluation kits.

Pin Descriptions

vcc	Supply voltage pin.
GND	Ground pin.
Port B (PB7PB0)	Port B is an 8-bit bi-directional I/O port. Port pins can provide internal pull-up resistors (selected for each bit). PB0 and PB1 also serve as the positive input (AIN0) and the negative input (AIN1), respectively, of the On-chip Analog Comparator. The Port B output buffers can sink 20 mA and can drive LED displays directly. When pins PB0 to PB7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not active.
	Port B also serves the functions of various special features of the AT90S2313 as listed on page 51.
Port D (PD6PD0)	Port D has seven bi-directional I/O ports with internal pull-up resistors, PD6PD0. The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not active.
	Port D also serves the functions of various special features of the AT90S2313 as listed on page 56.
RESET	Reset input. A low level on this pin for more than 50 ns will generate a Reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a Reset.
XTAL1	Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
XTAL2	Output from the inverting Oscillator amplifier.





Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$3F (\$5F)	SREG		Т	Н	S	V	N	Z	С	page 16
\$3E (\$5E)	Reserved									
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	page 17
\$3C (\$5C)	Reserved									
\$3B (\$5B)	GIMSK	INT1	INT0	-	-	_	-	-	-	page 22
\$3A (\$5A)	GIFR	INTF1	INTF0							page 23
\$39 (\$59)	TIMSK	TOIE1	OCIE1A	-	-	TICIE1	-	TOIE0	-	page 23
\$38 (\$58)	TIFR	TOV1	OCF1A	-	-	ICF1	-	TOV0	-	page 24
\$37 (\$57)	Reserved		-		-			-		
\$36 (\$56)	Reserved									
\$35 (\$55)	MCUCR	-	-	SE	SM	ISC11	ISC10	ISC01	ISC00	page 25
\$34 (\$54)	Reserved			-						
\$33 (\$53)	TCCR0	_	_	_	_	_	CS02	CS01	CS00	page 29
\$32 (\$52)	TCNT0		•		Timer/Cou	nter0 (8 Bits)	•	•		page 29
\$31 (\$51)	Reserved									
\$30 (\$50)	Reserved									
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	_	_	_	_	PWM11	PWM10	page 31
\$2E (\$4E)	TCCR1B	ICNC1	ICES1		_	CTC1	CS12	CS11	CS10	page 32
\$2D (\$4D)	TCNT1H	1		Timer	/Counter1 – Cou	Inter Register Hi				page 33
\$2C (\$4C)	TCNT1L					unter Register Lo				page 33
\$2B (\$4B)	OCR1AH					pare Register H				page 34
\$2A (\$4A)	OCR1AL					npare Register L				page 34
\$29 (\$49)	Reserved				2.54.16.1	Late Hogister E				page of
\$28 (\$48)	Reserved									
\$27 (\$47)	Reserved									
\$26 (\$46)	Reserved									
\$25 (\$45)	ICR1H			Timer/Co	unter1 – Input (Capture Register	High Byte			page 34
\$24 (\$44)	ICR1L					Capture Register				page 34
\$23 (\$43)	Reserved			Time//oc		Japture riegister	LOW Dyte			page 04
\$22 (\$42)	Reserved									
\$21 (\$41)	WDTCR	_	_	_	WDTOE	WDE	WDP2	WDP1	WDP0	page 37
\$20 (\$40)	Reserved		_		WDIOL	WDL	WDF2	WDFT	WDFU	page 37
\$20 (\$40) \$1F (\$3F)	Reserved									
\$1E (\$3E)	EEAR		[EEDI	ROM Address Re	agiator			200
\$1D (\$3D)	EEDR	_	1			Data Register	egister			page 39 page 39
\$1C (\$3C)	EECR	_	-	-	LEFHONIE	Jala Negistei	EEMWE	EEWE	EERE	
\$1B (\$3B)	Reserved								EENE	page 40
\$1A (\$3A)	Reserved									
\$19 (\$39)	Reserved	POPTP7	PORTB6	POPTPE	POPTP4	PORTB3	PORTB2	POPTP1	PORTB0	D000 E0
\$18 (\$38) \$17 (\$37)	PORTB	PORTB7		PORTB5	PORTB4			PORTB1		page 50
\$17 (\$37)	DDRB	DDB7 PINB7	DDB6 PINB6	DDB5 PINB5	DDB4 PINB4	DDB3 PINB3	DDB2 PINB2	DDB1 PINB1	DDB0 PINB0	page 50
\$16 (\$36)		FIND/	FINDO	FINDO	F IND4	FINDS	F IIND2	FINDI	FINDU	page 50
\$15 (\$35)	Reserved									
\$14 (\$34)	Reserved									
\$13 (\$33)	Reserved		POPTOC	POPTOS	POPTD4	POPTDA	POPTDO	POPTD1	POPTDO	D000 FC
\$12 (\$32)	PORTD	-	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	page 56
\$11 (\$31)	DDRD	-	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	page 56
\$10 (\$30)	PIND	-	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	page 56
	Reserved	1			LIADT VC -	Data David				
\$0C (\$2C)	UDR					Data Register				page 45
	USR	RXC	TXC	UDRE	FE	OR	-	_	-	page 45
\$0B (\$2B)		RXCIE	TXCIE	UDRIE	RXEN	TXEN	CHR9	RXB8	TXB8	page 46
\$0A (\$2A)	UCR					Rate Register				page 48
\$0A (\$2A) \$09 (\$29)	UBRR			r			1		1	
\$0A (\$2A)	UBRR ACSR	ACD	_	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	page 48
\$0A (\$2A) \$09 (\$29)	UBRR	ACD	-	ACO			ACIC	ACIS1	ACIS0	

Notes:

should never be written. 2. Some of the Status Flags are cleared by writing a logical "1" to them. Note that the CBI and SBI instructions will operate on

all bits in the I/O Register, writing a "1" back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

4

AT90S2313

Instruction Set Summary

Mnemonic	Operands	Description	Operation	Flags	# Clocks
ARITHMETIC AND	LOGIC INSTRUCTIONS				k
ADD	Rd, Rr	Add Two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry Two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl, K	Add Immediate to Word	Rdh:RdI ← Rdh:RdI + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract Two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBIW	Rdl, K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl – K	Z,C,N,V,S	2
SBC	Rd, Rr	Subtract with Carry Two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \gets Rd - K - C$	Z,C,N,V,H	1
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \gets Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \gets Rd \lor K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \gets Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow FF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd, K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V	1
CBR	Rd, K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd ullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \gets Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow FF$	None	1
BRANCH INSTRUC	TIONS				
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4
CPSE	Rd, Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2
CP	Rd, Rr	Compare	Rd – Rr	Z,N,V,C,H	1
CPC	Rd, Rr	Compare with Carry	Rd – Rr – C	Z,N,V,C,H	1
CPI	Rd, K	Compare Register with Immediate	Rd – K	Z,N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b) = 1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(R(b) = 1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less than Zero, Signed	if (N \oplus V = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half-carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half-carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T-Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T-Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRID	k	Branch if Interrupt Disabled	if $(I = 0)$ then PC \leftarrow PC + k + 1	None	1/2





Instruction Set Summary (Continued)

Mnemonic	Operands	Description	Operation	Flags	# Clocks
DATA TRANSFER IN	NSTRUCTIONS			•	
MOV	Rd, Rr	Move between Registers	$Rd \leftarrow Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, Rd $\leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, Rd \leftarrow (Y)	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement	$(Y+q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect with Displacement	$(T+q) \leftarrow Hi$ $(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.			2
ST	-Z, Rr		$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$	None	2
STD		Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None None	2
	Z+q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$ $(k) \leftarrow Rr$		
STS	k, Rr	Store Direct to SRAM		None	2
LPM	D.I.D.	Load Program Memory	$R0 \leftarrow (Z)$	None	3
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
BIT AND BIT-TEST I		Ort Bit in 1/O De sinter		News	-
SBI	P, b	Set Bit in I/O Register	$I/O(P,b) \leftarrow 1$	None	2
CBI	P, b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
			$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	
LSL	Rd	Logical Shift Left			1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
LSR ROL	Rd Rd	Logical Shift Right Rotate Left through Carry	$Rd(0) \gets C, Rd(n+1) \gets Rd(n), C \gets Rd(7)$	Z,C,N,V Z,C,N,V	1
LSR ROL ROR	Rd Rd Rd	Logical Shift Right Rotate Left through Carry Rotate Right through Carry	$\begin{aligned} & Rd(0) \leftarrow C, Rd(n{+}1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ & Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n{+}1), C \leftarrow Rd(0) \end{aligned}$	Z,C,N,V Z,C,N,V Z,C,N,V	1 1 1
LSR ROL ROR ASR	Rd Rd Rd Rd	Logical Shift Right Rotate Left through Carry	$\begin{array}{l} Rd(0) \leftarrow C, Rd(n{+}1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n{+}1), C \leftarrow Rd(0) \\ \\ \\ Rd(n) \leftarrow Rd(n{+}1), n = 06 \end{array}$	Z,C,N,V Z,C,N,V	1
LSR ROL ROR ASR SWAP	Rd Rd Rd Rd Rd Rd	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles	$\begin{array}{c} \operatorname{Rd}(0) \leftarrow \operatorname{C}, \operatorname{Rd}(n+1) \leftarrow \operatorname{Rd}(n), \operatorname{C} \leftarrow \operatorname{Rd}(7) \\ \\ \operatorname{Rd}(7) \leftarrow \operatorname{C}, \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), \operatorname{C} \leftarrow \operatorname{Rd}(0) \\ \\ \\ \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), n = 06 \\ \\ \\ \operatorname{Rd}(30) \leftarrow \operatorname{Rd}(74), \operatorname{Rd}(74) \leftarrow \operatorname{Rd}(30) \end{array}$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None	1 1 1 1 1 1
LSR ROL ROR ASR SWAP BSET	Rd Rd Rd Rd Rd Rd s	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set	$\begin{array}{c} \operatorname{Rd}(0) \leftarrow \operatorname{C}, \operatorname{Rd}(n+1) \leftarrow \operatorname{Rd}(n), \operatorname{C} \leftarrow \operatorname{Rd}(7) \\ \\ \operatorname{Rd}(7) \leftarrow \operatorname{C}, \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), \operatorname{C} \leftarrow \operatorname{Rd}(0) \\ \\ \\ \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), n = 0.6 \\ \\ \\ \operatorname{Rd}(30) \leftarrow \operatorname{Rd}(74), \operatorname{Rd}(74) \leftarrow \operatorname{Rd}(30) \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s)	1 1 1 1
LSR ROL ROR ASR SWAP BSET BCLR	Rd Rd Rd Rd Rd S S	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear	$\begin{array}{c} Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\\\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\\\ Rd(n) \leftarrow Rd(n+1), n = 0.6 \\\\ Rd(3.0) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\\\ SREG(s) \leftarrow 1 \\\\ SREG(s) \leftarrow 0 \end{array}$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s)	1 1 1 1 1 1
LSR ROL ROR ASR SWAP BSET BCLR BST	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T	$\begin{array}{c} \operatorname{Rd}(0) \leftarrow \operatorname{C}, \operatorname{Rd}(n+1) \leftarrow \operatorname{Rd}(n), \operatorname{C} \leftarrow \operatorname{Rd}(7) \\ \\ \operatorname{Rd}(7) \leftarrow \operatorname{C}, \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), \operatorname{C} \leftarrow \operatorname{Rd}(0) \\ \\ \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), n = 0.6 \\ \\ \\ \operatorname{Rd}(30) \leftarrow \operatorname{Rd}(74), \operatorname{Rd}(74) \leftarrow \operatorname{Rd}(30) \\ \\ \\ \\ \operatorname{SREG}(s) \leftarrow 1 \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T	1 1 1 1 1 1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD	Rd Rd Rd Rd Rd S S	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register	$\begin{array}{c} \operatorname{Rd}(0) \leftarrow \operatorname{C}, \operatorname{Rd}(n+1) \leftarrow \operatorname{Rd}(n), \operatorname{C} \leftarrow \operatorname{Rd}(7) \\ \\ \operatorname{Rd}(7) \leftarrow \operatorname{C}, \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), \operatorname{C} \leftarrow \operatorname{Rd}(0) \\ \\ \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), n = 0.6 \\ \\ \operatorname{Rd}(30) \leftarrow \operatorname{Rd}(74), \operatorname{Rd}(74) \leftarrow \operatorname{Rd}(30) \\ \\ \operatorname{SREG}(s) \leftarrow 1 \\ \\ \operatorname{SREG}(s) \leftarrow 0 \\ \\ \operatorname{T} \leftarrow \operatorname{Rr}(b) \\ \\ \\ \operatorname{Rd}(b) \leftarrow \operatorname{T} \end{array}$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None	1 1 1 1 1 1 1 1 1 1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T	$\begin{array}{c} \operatorname{Rd}(0) \leftarrow \operatorname{C}, \operatorname{Rd}(n+1) \leftarrow \operatorname{Rd}(n), \operatorname{C} \leftarrow \operatorname{Rd}(7) \\ \operatorname{Rd}(7) \leftarrow \operatorname{C}, \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), \operatorname{C} \leftarrow \operatorname{Rd}(0) \\ \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), n = 0.6 \\ \operatorname{Rd}(3.0) \leftarrow \operatorname{Rd}(7.4), \operatorname{Rd}(7.4) \leftarrow \operatorname{Rd}(3.0) \\ \operatorname{SREG}(s) \leftarrow 1 \\ \operatorname{SREG}(s) \leftarrow 0 \\ \operatorname{T} \leftarrow \operatorname{Rr}(b) \\ \operatorname{Rd}(b) \leftarrow \operatorname{T} \\ \operatorname{C} \leftarrow 1 \end{array}$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C	1 1 1 1 1 1 1 1 1 1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register	$\begin{array}{c} \operatorname{Rd}(0) \leftarrow \operatorname{C}, \operatorname{Rd}(n+1) \leftarrow \operatorname{Rd}(n), \operatorname{C} \leftarrow \operatorname{Rd}(7) \\ \\ \operatorname{Rd}(7) \leftarrow \operatorname{C}, \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), \operatorname{C} \leftarrow \operatorname{Rd}(0) \\ \\ \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), n = 0.6 \\ \\ \operatorname{Rd}(30) \leftarrow \operatorname{Rd}(74), \operatorname{Rd}(74) \leftarrow \operatorname{Rd}(30) \\ \\ \operatorname{SREG}(s) \leftarrow 1 \\ \\ \\ \operatorname{SREG}(s) \leftarrow 0 \\ \\ \operatorname{T} \leftarrow \operatorname{Rr}(b) \\ \\ \\ \operatorname{Rd}(b) \leftarrow \operatorname{T} \end{array}$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C C	1 1 1 1 1 1 1 1 1 1 1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry	$\begin{array}{c} \operatorname{Rd}(0) \leftarrow \operatorname{C}, \operatorname{Rd}(n+1) \leftarrow \operatorname{Rd}(n), \operatorname{C} \leftarrow \operatorname{Rd}(7) \\ \operatorname{Rd}(7) \leftarrow \operatorname{C}, \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), \operatorname{C} \leftarrow \operatorname{Rd}(0) \\ \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), n = 0.6 \\ \operatorname{Rd}(3.0) \leftarrow \operatorname{Rd}(7.4), \operatorname{Rd}(7.4) \leftarrow \operatorname{Rd}(3.0) \\ \operatorname{SREG}(s) \leftarrow 1 \\ \operatorname{SREG}(s) \leftarrow 0 \\ \operatorname{T} \leftarrow \operatorname{Rr}(b) \\ \operatorname{Rd}(b) \leftarrow \operatorname{T} \\ \operatorname{C} \leftarrow 1 \end{array}$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C	1 1 1 1 1 1 1 1 1 1 1 1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry	$\begin{array}{c} \operatorname{Rd}(0) \leftarrow \operatorname{C}, \operatorname{Rd}(n+1) \leftarrow \operatorname{Rd}(n), \operatorname{C} \leftarrow \operatorname{Rd}(7) \\ \operatorname{Rd}(7) \leftarrow \operatorname{C}, \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), \operatorname{C} \leftarrow \operatorname{Rd}(0) \\ \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), n = 0.6 \\ \operatorname{Rd}(30) \leftarrow \operatorname{Rd}(74), \operatorname{Rd}(74) \leftarrow \operatorname{Rd}(30) \\ \operatorname{SREG}(s) \leftarrow 1 \\ \operatorname{SREG}(s) \leftarrow 0 \\ \operatorname{T} \leftarrow \operatorname{Rr}(b) \\ \operatorname{Rd}(b) \leftarrow \operatorname{T} \\ \operatorname{C} \leftarrow 1 \\ \operatorname{C} \leftarrow 0 \end{array}$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C C	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N N Z	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag	$\begin{array}{c} \operatorname{Rd}(0) \leftarrow \operatorname{C}, \operatorname{Rd}(n+1) \leftarrow \operatorname{Rd}(n), \operatorname{C} \leftarrow \operatorname{Rd}(7) \\ \operatorname{Rd}(7) \leftarrow \operatorname{C}, \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), \operatorname{C} \leftarrow \operatorname{Rd}(0) \\ \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), n = 0.6 \\ \operatorname{Rd}(3.0) \leftarrow \operatorname{Rd}(7.4), \operatorname{Rd}(7.4) \leftarrow \operatorname{Rd}(3.0) \\ \operatorname{SREG}(s) \leftarrow 1 \\ \operatorname{SREG}(s) \leftarrow 0 \\ \operatorname{T} \leftarrow \operatorname{Rr}(b) \\ \operatorname{Rd}(b) \leftarrow \operatorname{T} \\ \operatorname{C} \leftarrow 1 \\ \operatorname{C} \leftarrow 0 \\ \operatorname{N} \leftarrow 1 \\ \operatorname{N} \leftarrow 0 \end{array}$	Z,C,N,V Z,C,N,V Z,C,N,V Xone SREG(s) SREG(s) T None C C C N N	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N N Z	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N Z Z I	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N Z Z I	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLN SEZ CLZ SEI CLI	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Global Interrupt Enable Global Interrupt Disable	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N Z Z I	1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLZ SEI CLI SES	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Set Signed Test Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C C N Z I I S	1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLZ SEI CLI SES CLS	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Tenable Set Signed Test Flag Clear Signed Test Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C C N Z Z I S S S	1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLZ SEI CLZ SES CLS SEV	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Two's Complement Overflow	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N Z Z I S S S V	1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLZ SEI CLZ SEI CLZ SES CLS SEV CLV	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Two's Complement Overflow Clear Two's Complement Overflow	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N Z Z I I S S V V	1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CL2 SEI CL2 SEI CL2 SEI CL2 SEI CL2 SEI CL2 SEI CL2 SEI CL2 SES CL3 SEV CLV SET	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag Clear Segative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Two's Complement Overflow Clear Two's Complement Overflow	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N Z Z I S S S V V T	1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLN SEZ CLZ SEI CLI SES CLI SES CLI SES CLI SES CLI SES CLI SES CLI SES CLI SES CLI SES CLI SES CLI SET CLT	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag Clear Set OF Flag Clear Set OF Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Two's Complement Overflow Clear Two S Complement Overflow Set T in SREG Clear T in SREG	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N Z Z I S S S V V T T	1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI SES CLI SET SEC CLI SET SEC CLI SES CLI SET SEC CLI SES CLI SES CLI SES CLI SES CLI SES CLI SET SEC CLI SES SES CLI SES SES CLI SES SES CLI SES SES CLI SES SES CLI SES SES SES CLI SES SES SES CLI SES SES SES CLI SES SES SES CLI SES SES SES CLI SES SES SES CLI SES SES SES CLI SES SES SES CLI SES SES SES CLI SES SES SES SES SES SES SES SES SES SE	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag Clear Zero Flag Clear Zero Flag Global Interrupt Enable Set Signed Test Flag Clear Signed Test Flag Set Two's Complement Overflow Set T in SREG Set Half-carry Flag in SREG	$\begin{array}{c c} Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n = 0.6 \\ Rd(3.0) \leftarrow Rd(7.4), Rd(7.4) \leftarrow Rd(3.0) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ C \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ C \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ H \leftarrow 1 \\ \end{array}$	Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C C Z Z Z I S S V V T H	1 1
LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI SES CLZ SEI CLI SES CLS SEV CLV SET CLT SEH CLH	Rd Rd Rd Rd Rd S S S Rr, b	Logical Shift Right Rotate Left through Carry Rotate Right through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Load from T to Register Set Carry Clear Carry Set Negative Flag Clear Carry Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Two's Complement Overflow Clear T in SREG Clear T in SREG Clear Tarry Flag in SREG	$\begin{array}{c c} Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n = 0.6 \\ Rd(3.0) \leftarrow Rd(7.4), Rd(7.4) \leftarrow Rd(3.0) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ C \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ C \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ H \leftarrow 1 \\ \end{array}$	Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C C Z Z Z Z S S S S S V V T T H H	1 1

AT90S2313

Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
4	2.7 - 6.0V	AT90S2313-4PC	20P3	Commercial
		AT90S2313-4SC	20S	(0°C to 70°C)
		AT90S2313-4PI	20P3	Industrial
		AT90S2313-4SI	20S	(-40°C to 85°C)
10	4.0 - 6.0V	AT90S2313-10PC	20P3	Commercial
		AT90S2313-10SC	20S	(0°C to 70°C)
		AT90S2313-10PI	20P3	Industrial
		AT90S2313-10SI	20S	(-40°C to 85°C)


	Package Type
20P3	20-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
20S	20-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)





Packaging Information


20P3





AT90S2313

8

20S, 20-lead, Plastic Gull Wing Small Outline (SOIC), 0.300" body. Dimensions in Millineters and (Inches)* JEDEC STANDARD MS-013







*Controlling dimension: Inches

REV. A 04/11/2001



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® and AVR® are the registered trademarks of Atmel.

Other terms and product names may be the trademarks of others.

