



LP61L1008A

Preliminary 128K X 8 BIT 3.3V HIGH SPEED CENTER POWER CMOS SRAM

Features


- Single 3.3V $\pm$ 10% power supply
- Access times: 8/10/12 ns (max.)
- Current: Operating: 160/155/150mA (max.)
Standby: 5mA (max.)
- Full static operation, no clock or refreshing required
- All inputs and outputs are directly TTL compatible
- Center Power/Ground Pin Configuration
- Common I/O using three-state output
- Output enable and one chip enable inputs for easy application
- Data retention voltage: 2.0V (min.)
- Available in 32-pin SOJ 300 mil package

General Description


The LP61L1008A is a high speed 1,048,576-bit static random access memory organized as 131,072 words by 8 bits and operates on a single 3.3V power supply. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

The chip enable input is provided for POWER-DOWN and device enable and an output enable input is included for easy interfacing. Data retention is guaranteed at a power supply voltage as low as 2.0V.

Pin Configuration



Block Diagram



Pin Description

Pin No.	Symbol	Description
1 - 4, 13 - 21, 29 - 32	A0 - A16	Address Inputs
12	$\overline{WE}$	Write Enable
28	$\overline{OE}$	Output Enable
5	$\overline{CE}$	Chip Enable
6 - 7, 10 - 11, 22 - 23, 26 - 27	I/O ₁ - I/O ₈	Data Input/Outputs
8, 24	VCC	Power Supply
9, 25	GND	Ground

Recommended DC Operating Conditions
 $(T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	3.0	3.3	3.6	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	-	VCC + 0.3	V
V _{IL}	Input Low Voltage	-0.3	0	+0.8	V
C _L	Output Load	-	-	30	pF
TTL	Output Load	-	-	1	-

Absolute Maximum Ratings*

VCC to GND -0.5V to +4.6V
 IN, IN/OUT Volt to GND -0.5V to VCC +0.5V
 Operating Temperature, T_{opr} 0°C to +70°C
 Storage Temperature, T_{stg} -55°C to +125°C
 Power Dissipation, P_t 1.0W

***Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics $(T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}, V_{CC} = 3.3\text{V} \pm 10\%, \text{GND} = 0\text{V})$

Symbol	Parameter	LP61L1008A- 8/10/12		Unit	Conditions
		Min.	Max.		
I _{LI}	Input Leakage Current	-	2	μA	V _{IN} = GND to VCC
I _{LO}	Output Leakage Current	-	2	μA	$\overline{\text{CE}} = V_{IH}$ or $\overline{\text{OE}} = V_{IH}$ or $\overline{\text{WE}} = V_{IL}$ V _{I/O} = GND to VCC
I _{CC1} (1)	Dynamic Operating Current	-8	160	mA	$\overline{\text{CE}} = V_{IL}$ I _{I/O} = 0 mA
		-10	155		
		-12	150		
I _{SB}	Standby Power Supply Current	-	20	mA	$\overline{\text{CE}} = V_{IH}$
I _{SB1}		-	5	mA	$\overline{\text{CE}} \geq V_{CC} - 0.2\text{V}$, V _{IN} ≤ 0.2V or V _{IN} ≥ VCC - 0.2V
V _{OL}	Output Low Voltage	-	0.4	V	I _{OL} = 8 mA
V _{OH}	Output High Voltage	2.4	-	V	I _{OH} = -4 mA

Note: 1. I_{CC1} is dependent on output loading, cycle rates, and Read/Write patterns

Truth Table

Mode	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	I/O Operation	Supply Current
Standby	H	X	X	High Z	$I_{\text{SB}}, I_{\text{SB1}}$
Output Disable	L	H	H	High Z	I_{CC1}
Read	L	L	H	D_{OUT}	I_{CC1}
Write	L	X	L	D_{IN}	I_{CC1}

Note: X = H or L

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter	Min.	Max.	Unit	Conditions
C_{IN}^*	Input Capacitance		6	pF	$V_{\text{IN}} = 0\text{V}$
C_{IO}^*	Input/Output Capacitance		8	pF	$V_{\text{IO}} = 0\text{V}$

* These parameters are sampled and not 100% tested.


AC Characteristics ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{\text{CC}} = 3.3\text{V} \pm 10\%$, $\text{GND} = 0\text{V}$)



Symbol	Parameter		LP61L1008A-8		LP61L1008A-10		LP61L1008A-12		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle									
t _{RC}	Read Cycle Time		8	-	10	-	12	-	ns
t _{AA}	Address Access Time		-	8	-	10	-	12	ns
t _{ACE}	Chip Enable Access Time	$\overline{\text{CE}}$	-	8	-	10	-	12	ns
t _{OE}	Output Enable to Output Valid		-	4	-	5	-	6	ns
t _{CLZ}	Chip Enable to Output in Low Z	$\overline{\text{CE}}$	3	-	3	-	5	-	ns
t _{OLZ}	Output Enable to Output in Low Z		0	-	0	-	2	-	ns
t _{CHZ}	Chip Disable to Output in High Z	$\overline{\text{CE}}$	-	4	-	5	-	6	ns
t _{OHZ}	Output Disable to Output in High Z		0	4	0	5	2	6	ns
t _{OH}	Output Hold from Address Change		3	-	3	-	5	-	ns

AC Characteristics (continued)


Symbol	Parameter	LP61L1008A-8		LP61L1008A-10		LP61L1008A-12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle								
t _{wc}	Write Cycle Time	8	-	10	-	12	-	ns
t _{cw}	Chip Enable to End of Write	6	-	7	-	10	-	ns
t _{as}	Address Setup Time of Write	0	-	0	-	0	-	ns
t _{aw}	Address Valid to End of Write	6	-	7	-	10	-	ns
t _{wP}	Write Pulse Width	6	-	7	-	8	-	ns
t _{wR}	Write Recovery Time	0	-	0	-	0	-	ns
t _{whZ}	Write to Output in High Z	0	4	0	5	0	5	ns
t _{dW}	Data to Write Time Overlap	4	-	5	-	8	-	ns
t _{dH}	Data Hold from Write Time	0	-	0	-	0	-	ns
t _{oW}	Output Active from End of Write	3	-	3	-	5	-	ns

Notes: t_{chz1}, t_{chz2}, t_{ohz}, and t_{whz} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

Timing Waveforms
Read Cycle 1^(1, 2, 4)



Read Cycle 2^(1, 3, 4, 6)

Read Cycle 3⁽¹⁾


- Notes:
1. $\overline{\text{WE}}$ is high for Read Cycle.
 2. Device is continuously enabled $\overline{\text{CE}} = V_{\text{I}}$.
 3. Address valid prior to or coincident with $\overline{\text{CE}}$ transition low.
 4. $\overline{\text{OE}} = V_{\text{IL}}$.
 5. Transition is measured $\pm 500\text{mV}$ from steady state. This parameter is sampled and not 100% tested.

Timing Waveforms (continued)
Write Cycle 1⁽⁶⁾
(Write Enable Controlled)


Timing Waveforms (continued)



Write Cycle 2 (Chip Enable Controlled)




- Notes:
1. t_{AS} is measured from the address valid to the beginning of Write.
 2. A Write occurs during the overlap (t_{wp}) of a low $\overline{CE}$ and a low $\overline{WE}$.
 3. t_{wr} is measured from the earliest of $\overline{CE}$ or $\overline{WE}$ going high to the end of the Write cycle.
 4. If the $\overline{CE}$ low transition with the $\overline{WE}$ low transition or after the $\overline{WE}$ transition, outputs remain in a high impedance state.
 5. t_{cw} is measured from the later of $\overline{CE}$ going low to the end of Write.
 6. $\overline{OE}$ is continuously low. ($\overline{OE} = V_{IL}$)
 7. Transition is measured $\pm 500\text{mV}$ from steady state. This parameter is sampled and not 100% tested.

AC Test Conditions

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Figures 1 and 2


Figure 1. Output Load

Figure 2. Output Load for t_{CLZ} , t_{OHZ} , t_{OLZ} , t_{CHZ} , t_{WHZ} , and t_{OW}
Data Retention Characteristics ($T_A = 0^\circ\text{C}$ to 70°C)


Symbol	Parameter	Min.	Max.	Unit	Conditions
V_{DR1}	VCC for Data Retention	2	3.6	V	$\overline{CE} \geq V_{CC} - 0.2V$
I_{CCDR1}	Data Retention Current	-	3	mA	$V_{CC} = 2V$ $\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$
t_{CDR}	Chip Disable to Data Retention Time	0	-	ns	See Retention Waveform
t_R	Operation Recovery Time	5	-	ms	

Low VCC Data Retention Waveform ($\overline{CE}$ Controlled)

Ordering Information

Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (mA)	Package
LP61L1008AS-8	8	160	5	32L SOJ (300 mil)
LP61L1008AS-10	10	155	5	32L SOJ (300 mil)
LP61L1008AS-12	12	150	5	32L SOJ (300 mil)

Package Information
SOJ 32 (300mil BODY) Outline Dimensions

unit: inches/mm



Symbol	Dimensions in inches			Dimensions in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	0.128	0.132	0.140	3.25	3.35	3.56
A1	0.052	-	-	2.08	-	-
A2	0.095	0.100	0.105	2.41	2.54	2.67
b	0.016	0.018	0.020	0.41	0.46	0.51
b1	0.026	0.028	0.032	0.66	0.71	0.81
c	0.006	0.008	0.012	0.15	0.20	0.30
D	0.820	0.825	0.830	20.83	20.96	21.08
HE	0.330	0.335	0.340	8.39	8.51	8.63
E	0.295	0.300	0.305	7.49	7.62	7.75
e1	0.260	0.267	0.274	6.61	6.78	6.96
e	-	0.050	-	-	1.27	-
s	-	-	0.048	-	-	1.22
y	-	-	0.004	-	-	0.10

Notes:

1. The maximum value of dimension D includes end flash.
2. Dimension E doesn't include resin fins.
3. Dimension e1 is for PC Board surface mount pad pitch design reference only.
4. Dimension S includes end flash.