



CMOS 16-BIT LEVEL SHIFTING BUS TRANSCEIVER WITH 3-STATE OUTPUTS

IDT74AUC164245

FEATURES:

- V_{DDA} AND $V_{ddb} = 0.8V - 2.7V$
- Inputs/outputs tolerant up to 3.6V
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Supports Hot insertion:
- A and B port output drivers: $\pm 9mA$ @ 2.3V
- Available in TSSOP, TVSOP, and VFBGA packages

APPLICATIONS:

- High performance, low voltage communications systems
- High performance, low voltage computing systems

DESCRIPTION:

This 16-bit level shifting bus transceiver is built using advanced CMOS technology. The AUC164245 is ideal for asynchronous communications between data buses. The control function implementation minimizes external timing requirements.

The AUC164245 16-bit level shifting bus transceiver contains two separate supply rails. The B port is designed to track V_{ddb} , which accepts voltages from 0.8V to 2.7V. The A port and control inputs are designed to track V_{DDA} , which accepts voltages from 0.8V to 2.7V. This allows for user-selectable translation for various level shifting system environments.


This device can be used as one 16-bit transceiver or two 8-bit transceivers. It allows data transmission from A bus to B bus or from B bus to A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ($\overline{OE}$) input can be used to disable the device so that the buses are effectively isolated.

This device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The AUC164245 A and B ports are designed with $\pm 9mA$ output drivers. These drivers are capable of driving moderate loads while maintaining high speed performance.

To ensure the high-impedance state during power up or power down, $\overline{OE}$ should be tied to V_{DDA} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JANUARY 2003


PINOUT CONFIGURATION

6	$\overline{1OE}$	1A2	1A4	1A6	1A8	2A1	2A3	2A5	2A7	$\overline{2OE}$
5	NC	1A1	1A3	1A5	1A7	2A2	2A4	2A6	2A8	NC
4	NC	GND	VDDA	GND			GND	VDDA	GND	NC
3	NC	GND	VDDB	GND			GND	VDDB	GND	NC
2	NC	1B1	1B3	1B5	1B7	2B2	2B4	2B6	2B8	NC
1	1DIR	1B2	1B4	1B6	1B8	2B1	2B3	2B5	2B7	2DIR
	A	B	C	D	E	F	G	H	J	K

NOTE:
NC = No Internal Connection


VFBGA

56 BALL VFBGA PACKAGE LAYOUT



TOP VIEW

PIN CONFIGURATION



TSSOP/ TVSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS FOR V_{DDA} OR V_{DDB} (1)

Symbol	Description	Max	Unit
V_{TERM}	Terminal Voltage with Respect to GND (all input and V_{DD} terminals)	-0.5 to +3.6	V
V_{TERM}	Terminal Voltage with Respect to GND (any I/O or Output terminals in high-impedance or power-off state)	-0.5 to +3.6	V
V_{TERM}	Terminal Voltage with Respect to GND (any I/O or Output terminals in high or low state)	-0.5 to +3.6	V
T_{STG}	Storage Temperature	-65 to +150	°C
I_{OUT}	Continuous DC Output Current	±20	mA
I_{IK}	Continuous Clamp Current	$V_i > V_{DD}$	mA
		$V_i < 0$	-50
I_{OK}	Continuous Clamp Current, $V_o < 0$	-50	mA
I_{DD}	Continuous Current through each V_{DD} or GND	±100	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$, V_{DDA} or $V_{DDB} = 2.5\text{V}$)

Symbol	Parameter	Conditions	Typ.	Max.	Unit
C_{IN}	Input Capacitance ⁽¹⁾	$V_{IN} = V_{DD}$ or GND	2.5	4	pF
$C_{I/O}$	I/O Port Capacitance ⁽²⁾	$V_{I/O} = V_{DD}$ or GND	6	7	pF

NOTES:

- Applies to the Control Inputs.
- Applies to ports A and B.

PIN DESCRIPTION

Pin Names	Description
$\overline{xOE}$	3-State Output Enable Control Inputs (Active Low) ⁽¹⁾
$xDIR$	Direction Control Inputs ⁽¹⁾
xAX	A Side Inputs or 3-State Outputs ⁽¹⁾
xBX	B Side Inputs or 3-State Outputs ⁽²⁾
V_{DDA}	Supply for A port, $\overline{xOE}$, $xDIR$
V_{DDB}	Supply for B port

NOTES:

- Powered from V_{DDA} .
- Powered from V_{DDB} .

FUNCTION TABLE (EACH 8-BIT SECTION)⁽¹⁾

Inputs		Outputs
$\overline{xOE}$	$xDIR$	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Z

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance

RECOMMENDED OPERATING CHARACTERISTICS⁽¹⁾

Symbol ⁽²⁾	Parameter	Test Conditions ⁽²⁾	Min. ⁽²⁾	Max. ⁽²⁾	Unit
V _{DDX}	Supply Voltage		0.8	2.7	V
V _{IH} ⁽³⁾	Input HIGH Voltage Level	V _{DDX} = 0.8V	V _{DDX}	—	V
		V _{DDX} = 1.1V to 1.3V	0.65 x V _{DDX}	—	
		V _{DDX} = 1.4V to 1.6V	0.65 x V _{DDX}	—	
		V _{DDX} = 1.65V to 1.95V	0.65 x V _{DDX}	—	
		V _{DDX} = 2.3V to 2.7V	1.7	—	
V _{IL} ⁽³⁾	Input LOW Voltage Level	V _{DDX} = 0.8V	—	0	V
		V _{DDX} = 1.1V to 1.3V	—	0.35 x V _{DDX}	
		V _{DDX} = 1.4V to 1.6V	—	0.35 x V _{DDX}	
		V _{DDX} = 1.65V to 1.95V	—	0.35 x V _{DDX}	
		V _{DDX} = 2.3V to 2.7V	—	0.7	
V _I	Input Voltage		0	2.7	V
V _O	Output Voltage	Active State	0	V _{DDX}	V
		3-State	0	2.7	
I _{OH}	HIGH Level Output Current	V _{DDX} = 0.8V	—	−0.7	mA
		V _{DDX} = 1.1V	—	−3	
		V _{DDX} = 1.4V	—	−5	
		V _{DDX} = 1.65V	—	−8	
		V _{DDX} = 2.3V	—	−9	
I _{OL}	LOW Level Output Current	V _{DDX} = 0.8V	—	0.7	mA
		V _{DDX} = 1.1V	—	3	
		V _{DDX} = 1.4V	—	5	
		V _{DDX} = 1.65V	—	8	
		V _{DDX} = 2.3V	—	9	
Δt/Δv	Input Transition Rise or Fall Time		—	5	ns/V
T _A	Operating Free-Air Temperature		−40	+85	°C

NOTES:

1. All unused inputs of the device must be held at V_{DD} or GND to ensure proper operation.
2. Where V_{DDX} refers to either V_{DDA} or V_{ddb}, depending on which side output A or B is on.
3. V_{IL}, V_{IH} limits apply for outputs operating at adjacent voltage ranges. For example, 1.8V V_{IL}/V_{IH} limits apply for outputs operating at 1.5V or 2.5V.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (A PORT OR B PORT)⁽¹⁾

Following Conditions Apply Unless Otherwise Specified:

Operating Conditions: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions ⁽²⁾	Min. ⁽²⁾	Typ. ⁽²⁾	Max. ⁽²⁾	Unit
I_{IH}	Input HIGH or LOW Current	Data Inputs	$V_{DDX} = 2.7\text{V}$, $V_I = V_{DDX}$ or GND	—	± 10	μA
I_{IL}		Control Inputs		—	± 5	
I_{OFF}	Input/Output Power Off Leakage	$V_{DDX} = 0\text{V}$, V_{IN} or $V_O \leq 2.7\text{V}$	—	—	± 10	μA
$I_{OZH}^{(3)}$	High Impedance Output Current (3-State Output Pins)	$V_{DDX} = 2.7\text{V}$	$V_O = V_{DDX}$	—	± 10	μA
$I_{OZL}^{(3)}$			$V_O = \text{GND}$	—	± 10	
I_{DDL}	Quiescent Power Supply Current	$V_{DDX} = 0.8\text{V}$ to 2.7V $V_{IN} = \text{GND}$ or V_{DDX}		—	20	μA
I_{DDH}						
I_{DDZ}						

NOTES:

1. All unused inputs of the device must be held at V_{DD} or GND to ensure proper operation.
2. Where V_{DDX} refers to either V_{DDA} or V_{ddb} , depending on which side output A or B is on.
3. For the I/O ports, the parameters I_{OZH} and I_{OZL} include the input leakage current.

OUTPUT DRIVE CHARACTERISTICS (A PORT OR B PORT)

Symbol	Parameter	Test Conditions ^(1,6)		Min. ⁽⁶⁾	Typ.	Max. ⁽⁶⁾	Unit
V_{OH}	Output HIGH Voltage	$V_{DDX} = 0.8\text{V} - 2.7\text{V}$	$I_{OH} = -100\mu\text{A}$	$V_{DDX} - 0.1$	—	—	V
		$V_{DDX} = 0.8\text{V}$	$I_{OH} = -0.7\text{mA}$	—	0.55	—	
		$V_{DDX} = 1.1\text{V}^{(2)}$	$I_{OH} = -3\text{mA}$	0.8	—	—	
		$V_{DDX} = 1.4\text{V}^{(3)}$	$I_{OH} = -5\text{mA}$	1	—	—	
		$V_{DDX} = 1.65\text{V}^{(4)}$	$I_{OH} = -8\text{mA}$	1.2	—	—	
		$V_{DDX} = 2.3\text{V}^{(5)}$	$I_{OL} = -9\text{mA}$	1.8	—	—	
V_{OL}	Output LOW Voltage	$V_{DDX} = 0.8\text{V} - 2.7\text{V}$	$I_{OL} = 100\mu\text{A}$	—	—	0.2	V
		$V_{DDX} = 0.8\text{V}$	$I_{OL} = 0.7\text{mA}$	—	0.25	—	
		$V_{DDX} = 1.1\text{V}^{(2)}$	$I_{OL} = 3\text{mA}$	—	—	0.3	
		$V_{DDX} = 1.4\text{V}^{(3)}$	$I_{OL} = 5\text{mA}$	—	—	0.4	
		$V_{DDX} = 1.65\text{V}^{(4)}$	$I_{OL} = 8\text{mA}$	—	—	0.45	
		$V_{DDX} = 2.3\text{V}^{(5)}$	$I_{OL} = 9\text{mA}$	—	—	0.6	

NOTES:

1. V_{IL} and V_{IH} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS table for the appropriate V_{DD} range. $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$.
2. Demonstrates operation for nominal V_{DDA} or $V_{ddb} = 1.2\text{V}$.
3. Demonstrates operation for nominal V_{DDA} or $V_{ddb} = 1.5\text{V}$.
4. Demonstrates operation for nominal V_{DDA} or $V_{ddb} = 1.8\text{V}$.
5. Demonstrates operation for nominal V_{DDA} or $V_{ddb} = 2.5\text{V}$.
6. Where V_{DDX} refers to either V_{DDA} or V_{ddb} , depending on which side output A or B is on.

OPERATING CHARACTERISTICS, A TO B, V_{DDA} AND $V_{ddb} = 2.5V$, $T_A = 25^\circ C$

Symbol	Parameter	Test Conditions	Typ.	Unit
CPDA	Power Dissipation Capacitance	Outputs Enabled	3	pF
		Outputs Disabled	0.4	
CPDB	Power Dissipation Capacitance	Outputs Enabled	1.4	pF
		Outputs Disabled	1.5	

OPERATING CHARACTERISTICS, B TO A, V_{DDA} AND $V_{ddb} = 2.5V$, $T_A = 25^\circ C$

Symbol	Parameter	Test Conditions	Typ.	Unit
CPDA	Power Dissipation Capacitance	Outputs Enabled	14	pF
		Outputs Disabled	1.5	
CPDB	Power Dissipation Capacitance	Outputs Enabled	3	pF
		Outputs Disabled	0.4	

SWITCHING CHARACTERISTICS, $V_{DDA} = 0.8^{(1,2)}$

Symbol	Parameter	$V_{ddb} = 0.8V$	$V_{ddb} = 1.2V \pm 0.1V$	Unit
		Typ.	Typ.	
t_{PLH} t_{PHL}	Propagation Delay ⁽³⁾ xAx to xBx	10	5	ns
t_{PLH} t_{PHL}	Propagation Delay ⁽³⁾ xBx to xAx	10	11	ns
t_{PZH} t_{PZL}	Output Enable Time ⁽⁴⁾ $\overline{xOE}$ to xAx	7.5	7.5	ns
t_{PHZ} t_{PLZ}	Output Disable Time ⁽⁴⁾ $\overline{xOE}$ to xAx	8.5	8.5	ns
t_{PZH} t_{PZL}	Output Enable Time $\overline{xOE}$ to xBx	10.5	4.8	ns
t_{PHZ} t_{PLZ}	Output Disable Time $\overline{xOE}$ to xBx	12	6.8	ns

SWITCHING CHARACTERISTICS, $V_{DDA} = 1.2V \pm 0.1^{(1)}$

Symbol	Parameter	$V_{ddb} = 0.8V$	$V_{ddb} = 1.2V \pm 0.1V$		$V_{ddb} = 1.5V \pm 0.1V$		$V_{ddb} = 1.8V \pm 0.15V$			$V_{ddb} = 2.5V \pm 0.2V$		Unit
		Typ.	Min.	Max.	Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
t_{PLH} t_{PHL}	Propagation Delay ⁽³⁾ xAx to xBx	11	1	4.5	0.5	3.5	0.5	2	3.5	0.5	3	ns
t_{PLH} t_{PHL}	Propagation Delay ⁽³⁾ xBx to xAx	5	1	4.5	0.5	4.5	0.5	3	4.2	0.5	4	ns
t_{PZH} t_{PZL}	Output Enable Time ⁽⁴⁾ $\overline{xOE}$ to xAx	3.2	0.7	4.6	0.7	4.6	0.7	3.2	4.6	0.7	4.6	ns
t_{PHZ} t_{PLZ}	Output Disable Time ⁽⁴⁾ $\overline{xOE}$ to xAx	4.6	0.8	6.2	0.8	6.2	0.8	4.6	6.2	0.8	6.2	ns
t_{PZH} t_{PZL}	Output Enable Time $\overline{xOE}$ to xBx	9	0.7	4.6 ⁽⁴⁾	0.7	3.6	0.7	2.2	3.6	0.7	3.5	ns
t_{PHZ} t_{PLZ}	Output Disable Time $\overline{xOE}$ to xBx	9.5	0.8	6.2 ⁽⁴⁾	0.8	5	0.8	3.5	4.8	0.8	4.3	ns

NOTES:

- See TEST CIRCUITS AND WAVEFORMS. $T_A = -40^\circ C$ to $+85^\circ C$.
- The temperature range for the 0.8V node is $0^\circ C$ to $+85^\circ C$.
- Propagation delay is symmetrical A-B, depending only on input and output V_{DD} .
- Enable/Disable to xAx depends on V_{DDA} only. Times for xBx same if $V_{DDA} = V_{ddb}$.

SWITCHING CHARACTERISTICS, $V_{DDA} = 1.5V \pm 0.1^{(1)}$

Symbol	Parameter	$V_{DDB} = 1.2V \pm 0.1V$		$V_{DDB} = 1.5V \pm 0.1V$		$V_{DDB} = 1.8V \pm 0.15V$			$V_{DDB} = 2.5V \pm 0.2V$		Unit
		Min.	Max.	Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
t_{PLH} t_{PHL}	Propagation Delay ⁽²⁾ xAx to xBx	0.5	4.5	0.5	3.3	0.5	2.3	3.1	0.5	2.6	ns
t_{PLH} t_{PHL}	Propagation Delay ⁽²⁾ xBx to xAx	0.5	3.5	0.5	3.3	0.5	2	3	0.5	2.8	ns
t_{PZH} t_{PZL}	Output Enable Time ⁽³⁾ xOE to xAx	0.7	3.3	0.7	3.1	0.7	2.3	3.3	0.7	3.3	ns
t_{PHZ} t_{PLZ}	Output Disable Time ⁽³⁾ xOE to xAx	0.8	4.5	0.8	4.7	0.8	3	4.5	0.8	4.5	ns
t_{PZH} t_{PZL}	Output Enable Time xOE to xBx	0.7	4.3	0.7	3.1 ⁽³⁾	0.7	2.3	3.3	0.7	3.2	ns
t_{PHZ} t_{PLZ}	Output Disable Time xOE to xBx	0.8	5.5	0.8	4.7 ⁽³⁾	0.8	3	4.5	0.8	3.7	ns

SWITCHING CHARACTERISTICS, $V_{DDA} = 1.8V \pm 0.15^{(1)}$

Symbol	Parameter	$V_{DDB} = 1.2V \pm 0.1V$		$V_{DDB} = 1.5V \pm 0.1V$		$V_{DDB} = 1.8V \pm 0.15V$			$V_{DDB} = 2.5V \pm 0.2V$		Unit
		Min.	Max.	Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
t_{PLH} t_{PHL}	Propagation Delay ⁽²⁾ xAx to xBx	0.5	4.2	0.5	3	0.5	2	2.8	0.5	2.5	ns
t_{PLH} t_{PHL}	Propagation Delay ⁽²⁾ xBx to xAx	0.5	3.5	0.5	3.1	0.5	2	2.8	0.5	2.6	ns
t_{PZH} t_{PZL}	Output Enable Time ⁽³⁾ xOE to xAx	0.7	3	0.7	3	0.7	2.1	3	0.7	3	ns
t_{PHZ} t_{PLZ}	Output Disable Time ⁽³⁾ xOE to xAx	0.8	4.3	0.8	4.3	0.8	3.2	4.3	0.8	4.3	ns
t_{PZH} t_{PZL}	Output Enable Time xOE to xBx	0.7	4	0.7	3	0.7	2.1 ⁽³⁾	3 ⁽³⁾	0.7	2.8	ns
t_{PHZ} t_{PLZ}	Output Disable Time xOE to xBx	0.8	5.3	0.8	4.3	0.8	3.2 ⁽³⁾	4.3 ⁽³⁾	0.8	3	ns

SWITCHING CHARACTERISTICS, $V_{DDA} = 2.5V \pm 0.2^{(1)}$

Symbol	Parameter	$V_{DDB} = 1.2V \pm 0.1V$		$V_{DDB} = 1.5V \pm 0.1V$		$V_{DDB} = 1.8V \pm 0.15V$			$V_{DDB} = 2.5V \pm 0.2V$		Unit
		Min.	Max.	Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
t_{PLH} t_{PHL}	Propagation Delay ⁽²⁾ xAx to xBx	0.5	4	0.5	2.8	0.5	1.8	2.6	0.5	2.2	ns
t_{PLH} t_{PHL}	Propagation Delay ⁽²⁾ xBx to xAx	0.5	3	0.5	2.6	0.5	1.7	2.5	0.5	2.2	ns
t_{PZH} t_{PZL}	Output Enable Time ⁽³⁾ xOE to xAx	0.7	2.6	0.7	2.6	0.7	1.8	2.6	0.7	2.6	ns
t_{PHZ} t_{PLZ}	Output Disable Time ⁽³⁾ xOE to xAx	0.8	2.9	0.8	2.9	0.8	2	2.9	0.8	2.9	ns
t_{PZH} t_{PZL}	Output Enable Time xOE to xBx	0.7	4	0.7	2.8	0.7	2	3.1	0.7	2.6 ⁽³⁾	ns
t_{PHZ} t_{PLZ}	Output Disable Time xOE to xBx	0.8	5.3	0.8	4.1	0.8	3	4.3	0.8	2.9 ⁽³⁾	ns

NOTES:


1. See TEST CIRCUITS AND WAVEFORMS. $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.
2. Propagation delay is symmetrical A-B, depending only on input and output V_{DD} .
3. Enable/Disable to xAx depends on V_{DDA} only. Times for xBx same if $V_{DDA} = V_{DDB}$.

TEST CIRCUITS AND WAVEFORMS

Symbol	$V_{DDX}^{(1)} = 0.8V$	$V_{DDX}^{(1)} = 1.2V \pm 0.1V$	$V_{DDX}^{(1)} = 1.5V \pm 0.1V$	$V_{DDX}^{(1)} = 1.8V \pm 0.15V$	$V_{DDX}^{(1)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	$2 \times V_{DDX}^{(1)}$	$2 \times V_{DDX}^{(1)}$	$2 \times V_{DDX}^{(1)}$	$2 \times V_{DDX}^{(1)}$	$2 \times V_{DDX}^{(1)}$	V
V_T	$V_{DDX}/2^{(1)}$	$V_{DDX}/2^{(1)}$	$V_{DDX}/2^{(1)}$	$V_{DDX}/2^{(1)}$	$V_{DDX}/2^{(1)}$	V
V_{LZ}	100	100	100	100	150	mV
V_{HZ}	100	100	100	100	150	mV
R_L	2	2	2	1	0.5	k Ω
C_L	15	15	15	30	30	pF

NOTE:

1. Where V_{DDX} refers to either V_{DDA} or V_{ddb} .



Test Circuits for All Outputs

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTE:


1. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; Slew Rate $\geq 1V/ns$.

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	V_{LOAD}
Disable High Enable High	GND
All Other Tests	Open



Propagation Delay



NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

2. Where V_{DDX} refers to either V_{DDA} or V_{ddb}

Enable and Disable Times

ORDERING INFORMATION

IDT	XX	AUC	X	XX	XXX	XX	X		
Temp. Range	Bus-Hold	Family	Device Type	Package	Grade				
					I			Industrial Temperature Range	
					BV			Very Fine Pitch Ball Grid Array	
					PA			Thin Shrink Small Outline Package	
					PF			Thin Very Small Outline Package	
			4245					16-Bit Level Shifting Bus Transceiver with 3-State Outputs	
			16					Double-Density	
		Blank						No Bus-Hold	
			74					– 40°C to +85°C	



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:

logichelp@idt.com
(408) 654-6459