



# VN800S(8961) VN800PT(8961)

## HIGH SIDE DRIVER


TYPE	$R_{DS(on)}$	$I_{OUT}$	$V_{CC}$
VN800S(8961)	135 m $\Omega$	1.2 A	36 V
VN800PT(8961)			

- CMOS COMPATIBLE INPUT
- THERMAL SHUTDOWN
- CURRENT LIMITATION
- SHORTED LOAD PROTECTION
- UNDERVOLTAGE AND OVERVOLTAGE SHUTDOWN
- PROTECTION AGAINST LOSS OF GROUND
- VERY LOW STAND-BY CURRENT
- REVERSE BATTERY PROTECTION (\*)


### DESCRIPTION

The VN800S(8961), VN800PT(8961) are monolithic devices made by using STMicroelectronics VIPower M0-3 Technology, intended for driving any kind of load with one side connected to ground.

Active  $V_{CC}$  pin voltage clamp protects the device against low energy spikes (see ISO7637 transient



**SO-8**




**PPAK**

ORDER CODES		
PACKAGE	TUBE	T&R
SO-8	VN800S(8961)	VN800S(8961)TR
PPAK	VN800PT(8961)	VN800PT(8961)TR

compatibility table). Active current limitation combined with thermal shutdown and automatic restart protect the device against overload. Device automatically turns off in case of ground pin disconnection.

### BLOCK DIAGRAM




(\*) See note at page 8

## VN800S(8961) / VN800PT(8961)


### ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value		Unit
		SO-8	PPAK	
$V_{CC}$	DC Supply Voltage	41		V
$-V_{CC}$	Reverse DC Supply Voltage	- 0.3		V
$-I_{GND}$	DC Reverse Ground Pin Current	- 200		mA
$I_{OUT}$	DC Output Current	Internally Limited		A
$-I_{OUT}$	Reverse DC Output Current	- 6		A
$I_{IN}$	DC Input Current	+/- 10		mA
$V_{IN}$	Input Voltage Range	-3/+ $V_{CC}$		V
$V_{STAT}$	DC Status Voltage	+ $V_{CC}$		V
$V_{ESD}$	Electrostatic Discharge (Human Body Model: R=1.5K $\Omega$ ; C=100pF)			
	- INPUT	4000		V
	- STATUS	4000		V
	- OUTPUT	5000		V
	- $V_{CC}$	5000		V
$E_{MAX}$	Maximum Switching Energy (L=77.5mH; $R_L=0\Omega$ ; $V_{bat}=13.5V$ ; $T_{jstart}=150^\circ C$ ; $I_L=1.5A$ )	121		mJ
$E_{MAX}$	Maximum Switching Energy (L=125mH; $R_L=0\Omega$ ; $V_{bat}=13.5V$ ; $T_{jstart}=150^\circ C$ ; $I_L=1.5A$ )		195	mJ
$P_{tot}$	Power Dissipation $T_C=25^\circ C$	4.2	41.7	W
$T_j$	Junction Operating Temperature	Internally Limited		$^\circ C$
$T_C$	Case Operating Temperature	- 40 to 150		$^\circ C$
$T_{stg}$	Storage Temperature	- 55 to 150		$^\circ C$
$L_{max}$	Max Inductive Load ( $V_{CC}=30V$ ; $R_{LOAD}=48\Omega$ ; $T_{amb}=100^\circ C$ ; $R_{thcase>ambient}\leq 25^\circ C/W$ )		2	H

### CONNECTION DIAGRAM (TOP VIEW)



### CURRENT AND VOLTAGE CONVENTIONS



## THERMAL DATA

Symbol	Parameter	Max	Value		Unit
			SO-8	PPAK	
R <sub>thj-case</sub>	Thermal Resistance Junction-case	Max	-	3	°C/W
R <sub>thj-lead</sub>	Thermal Resistance Junction-lead	Max	30	-	°C/W
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient	Max	93 (*)	78 (**)	°C/W

(\*) When mounted on FR4 printed circuit board with 0.5 cm<sup>2</sup> of copper area (at least 35μ thick) connected to all V<sub>CC</sub> pins.

(\*\*) When mounted on FR4 printed circuit board with 0.5 cm<sup>2</sup> of copper area (at least 35μ thick).

ELECTRICAL CHARACTERISTICS (8V < V<sub>CC</sub> < 36V; -40°C < T<sub>j</sub> < 150°C, unless otherwise specified)

## POWER

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V <sub>CC</sub>	Operating Supply Voltage		5.5		36	V
V <sub>USD</sub>	Undervoltage Shut-down		3	4	5.5	V
V <sub>OV</sub>	Overvoltage Shut-down		36			V
R <sub>ON</sub>	On State Resistance	I <sub>OUT</sub> = 0.5A; T <sub>j</sub> = 25°C I <sub>OUT</sub> = 0.5A			135 270	mΩ mΩ
I <sub>S</sub>	Supply Current	Off State; V <sub>CC</sub> = 24V; T <sub>case</sub> = 25°C On State; V <sub>CC</sub> = 24V On State; V <sub>CC</sub> = 24V; T <sub>case</sub> = 100°C		10 1.5	20 3.5 2.6	μA mA mA
I <sub>LGND</sub>	Output Current at turn-off	V <sub>CC</sub> = V <sub>STAT</sub> = V <sub>IN</sub> = V <sub>GND</sub> = 24V V <sub>OUT</sub> = 0V			1	mA
I <sub>L(off1)</sub>	Off State Output Current	V <sub>IN</sub> = V <sub>OUT</sub> = 0V	0		50	μA
I <sub>L(off2)</sub>	Off State Output Current	V <sub>IN</sub> = V <sub>OUT</sub> = 0V; V <sub>CC</sub> = 13V; T <sub>j</sub> = 125°C			5	μA
I <sub>L(off3)</sub>	Off State Output Current	V <sub>IN</sub> = V <sub>OUT</sub> = 0V; V <sub>CC</sub> = 13V; T <sub>j</sub> = 25°C			3	μA

SWITCHING (V<sub>CC</sub> = 24V)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
t <sub>d(on)</sub>	Turn-on Delay Time	R <sub>L</sub> = 48Ω from V <sub>IN</sub> rising edge to V <sub>OUT</sub> = 2.4V		10		μs
t <sub>d(off)</sub>	Turn-off Delay Time	R <sub>L</sub> = 48Ω from V <sub>IN</sub> falling edge to V <sub>OUT</sub> = 21.6V		40		μs
dV <sub>OUT</sub> /dt <sub>(on)</sub>	Turn-on Voltage Slope	R <sub>L</sub> = 48Ω from V <sub>OUT</sub> = 2.4V to V <sub>OUT</sub> = 19.2V		See relative diagram		V/μs
dV <sub>OUT</sub> /dt <sub>(off)</sub>	Turn-off Voltage Slope	R <sub>L</sub> = 48Ω from V <sub>OUT</sub> = 21.6V to V <sub>OUT</sub> = 2.4V		See relative diagram		V/μs

## INPUT PIN

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V <sub>INL</sub>	Input Low Level				1.25	V
I <sub>INL</sub>	Low Level Input Current	V <sub>IN</sub> = 1.25V	1			μA
V <sub>INH</sub>	Input High Level		3.25			V
I <sub>INH</sub>	High Level Input Current	V <sub>IN</sub> = 3.25V			10	μA
V <sub>I(hyst)</sub>	Input Hysteresis Voltage		0.5			V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = V <sub>CC</sub> = 36V			200	μA

## VN800S(8961) / VN800PT(8961)

### ELECTRICAL CHARACTERISTICS (continued)


#### STATUS PIN

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$V_{STAT}$	Status Low Output Voltage	$I_{STAT}=1.6\text{ mA}$			0.5	V
$I_{LSTAT}$	Status Leakage Current	Normal Operation; $V_{STAT}=V_{CC}=36\text{ V}$			10	$\mu\text{A}$
$C_{STAT}$	Status Pin Input Capacitance	Normal Operation; $V_{STAT}=5\text{ V}$			30	pF


#### PROTECTIONS

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$T_{TSD}$	Shut-down Temperature		150	175	200	$^{\circ}\text{C}$
$T_R$	Reset Temperature		135			$^{\circ}\text{C}$
$T_{hyst}$	Thermal Hysteresis		7	15		$^{\circ}\text{C}$
$T_{SDL}$	Status Delay in Overload Condition	$T_j > T_{jsh}$			20	$\mu\text{s}$
$I_{lim}$	DC Short Circuit Current	$V_{CC}=16\text{ V}$ ; $R_{LOAD}=10\text{ m}\Omega$	1.2		2	A
$V_{demag}$	Turn-off Output Clamp Voltage	$I_{OUT}=0.5\text{ A}$ ; $L=6\text{ mH}$	$V_{CC}-47$	$V_{CC}-52$	$V_{CC}-57$	V

#### OVERTEMP STATUS TIMING



Switching time Waveforms



TRUTH TABLE

CONDITIONS	INPUT	OUTPUT	STATUS
Normal Operation	L	L	H
	H	H	H
Current Limitation	L	L	H
	H	X	$(T_j < T_{TSD})$ H
	H	X	$(T_j > T_{TSD})$ L
Overtemperature	L	L	H
	H	L	L
Undervoltage	L	L	X
	H	L	X
Overvoltage	L	L	H
	H	L	H

Figure 1: Peak Short Circuit Current Test Circuit





Figure 2: Avalanche Energy Test Circuit




**ELECTRICAL TRANSIENT REQUIREMENTS ON V<sub>CC</sub> PIN**

ISO T/R 7637/1 Test Pulse	TEST LEVELS				Delays and Impedance
	I	II	III	IV	
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω

ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS			
	I	II	III	IV
1	C	C	C	C
2	C	C	C	C
3a	C	C	C	C
3b	C	C	C	C
4	C	C	C	C
5	C	E	E	E

CLASS	CONTENTS
<b>C</b>	All functions of the device are performed as designed after exposure to disturbance.
<b>E</b>	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

APPLICATION SCHEMATIC



**GND PROTECTION NETWORK AGAINST REVERSE BATTERY**

**Solution 1:** Resistor in the ground line ( $R_{GND}$  only). This can be used with any type of load.

The following is an indication on how to dimension the  $R_{GND}$  resistor.

- 1)  $R_{GND} \leq 600mV / (I_{S(on)max})$ .
- 2)  $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where  $-I_{GND}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in  $R_{GND}$  (when  $V_{CC} < 0$ : during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)max}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the DC reverse ground then the  $R_{GND}$  will produce a shift ( $I_{S(on)max} * R_{GND}$ ) in the input thresholds and the status output values. This shift will vary depending on many devices are ON in the case of several high side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

**Solution 2:** A diode ( $D_{GND}$ ) in the ground line.

A resistor ( $R_{GND} = 1k\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift ( $\approx 600mV$ ) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

**LOAD DUMP PROTECTION**

$D_{Id}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds  $V_{CC}$  max DC rating. The same applies if the device will be subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO T/R 7637/1 table.

**$\mu C$  I/Os PROTECTION:**

If a ground protection network is used and negative transients are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the  $\mu C$  I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of  $\mu C$  and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of  $\mu C$  I/Os.

$$-V_{CCpeak} / I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:


For  $V_{CCpeak} = -100V$  and  $I_{latchup} \geq 20mA$ ;  $V_{OH\mu C} \geq 4.5V$

$$5k\Omega \leq R_{prot} \leq 65k\Omega$$


Recommended  $R_{prot}$  value is 10k $\Omega$ .




Figure 3: Waveforms




Off State Output Current




High Level Input Current




Status Leakage Current




I<sub>LIM</sub> Vs T<sub>case</sub>




On State Resistance Vs T<sub>case</sub>




On State Resistance Vs V<sub>CC</sub>




Input High Level




Input Low Level




Input Hysteresis Voltage




Overvoltage Shutdown




Turn-on Voltage Slope



Turn-off Voltage Slope



PPAK Maximum turn off current versus load inductance




- A = Single Pulse at  $T_{Jstart}=150^{\circ}C$
- B= Repetitive pulse at  $T_{Jstart}=100^{\circ}C$
- C= Repetitive Pulse at  $T_{Jstart}=125^{\circ}C$

Conditions:


$V_{CC}=13.5V$

Values are generated with  $R_L=0\Omega$

In case of repetitive pulses,  $T_{Jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.



SO-8 Maximum turn off current versus load inductance




- A = Single Pulse at  $T_{jstart}=150^{\circ}C$
- B = Repetitive pulse at  $T_{jstart}=100^{\circ}C$
- C = Repetitive Pulse at  $T_{jstart}=125^{\circ}C$

Conditions:

$V_{CC}=13.5V$


Values are generated with  $R_L=0\Omega$

In case of repetitive pulses,  $T_{jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.




**SO-8 THERMAL DATA**

**SO-8 PC Board**




0.14cm<sup>2</sup>



2cm<sup>2</sup>


Layout condition of R<sub>th</sub> and Z<sub>th</sub> measurements (PCB FR4 area= 58mm x 58mm, PCB thickness=2mm, Cu thickness=35μm, Copper areas: 0.14cm<sup>2</sup>, 2cm<sup>2</sup>).

**R<sub>thj-amb</sub> Vs PCB copper area in open box free air condition**




**PPAK THERMAL DATA**

**PPAK PC Board**




Ppak




Ppak 8cm<sup>2</sup>

Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB FR4 area= 60mm x 60mm, PCB thickness=2mm, Cu thickness=35 $\mu$ m, Copper areas: 0.44cm<sup>2</sup>, 8cm<sup>2</sup>).


**$R_{thj-amb}$  Vs PCB copper area in open box free air condition**



PPAK Thermal Impedance Junction Ambient Single Pulse



Thermal fitting model of a single channel HSD in PPAK



Pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$


where  $\delta = t_p/T$

Thermal Parameter


Area/island (cm <sup>2</sup> )	0.44	6
R1 (°C/W)	0.04	
R2 (°C/W)	0.25	
R3 (°C/W)	0.3	
R4 (°C/W)	2	
R5 (°C/W)	15	
R6 (°C/W)	61	24
C1 (W.s/°C)	0.0008	
C2 (W.s/°C)	0.007	
C3 (W.s/°C)	0.02	
C4 (W.s/°C)	0.3	
C5 (W.s/°C)	0.45	
C6 (W.s/°C)	0.8	5



SO-8 Thermal Impedance Junction Ambient Single Pulse



Thermal fitting model of a single channel HSD in SO-8



Pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$


where  $\delta = t_p/T$

Thermal Parameter

Area/island (cm <sup>2</sup> )	0.14	2
R1 (°C/W)	0.24	
R2 (°C/W)	1.2	
R3 (°C/W)	4.5	
R4 (°C/W)	21	
R5 (°C/W)	16	
R6 (°C/W)	58	28
C1 (W.s/°C)	0.00015	
C2 (W.s/°C)	0.0005	
C3 (W.s/°C)	7.50E-03	
C4 (W.s/°C)	0.045	
C5 (W.s/°C)	0.35	
C6 (W.s/°C)	1.05	2


**SO-8 MECHANICAL DATA**

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
C	0.25		0.5	0.010		0.019
c1	45 (typ.)					
D	4.8		5	0.188		0.196
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		3.81			0.150	
F	3.8		4	0.14		0.157
L	0.4		1.27	0.015		0.050
M			0.6			0.023
S	8 (max.)					
L1	0.8		1.2	0.031		0.047




**PPAK MECHANICAL DATA**

DIM.	MIN.	TYP	MAX.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
B	0.40		0.60
B2	5.20		5.40
C	0.45		0.60
C2	0.48		0.60
D1		5.1	
D	6.00		6.20
E	6.40		6.60
E1		4.7	
e		1.27	
G	4.90		5.25
G1	2.38		2.70
H	9.35		10.10
L2		0.8	1.00
L4	0.60		1.00
R		0.2	
V2	0°		8°
Package Weight	Gr. 0.3		



**VN800S(8961) / VN800PT(8961)**


**SO-8 TUBE SHIPMENT (no suffix)**



<b>Base Q.ty</b>	100
<b>Bulk Q.ty</b>	2000
<b>Tube length (± 0.5)</b>	532
<b>A</b>	3.2
<b>B</b>	6
<b>C (± 0.1)</b>	0.6

All dimensions are in mm.

**TAPE AND REEL SHIPMENT (suffix "13TR")**



<b>Base Q.ty</b>	2500
<b>Bulk Q.ty</b>	2500
<b>A (max)</b>	330
<b>B (min)</b>	1.5
<b>C (± 0.2)</b>	13
<b>F</b>	20.2
<b>G (+ 2 / -0)</b>	12.4
<b>N (min)</b>	60
<b>T (max)</b>	18.4


All dimensions are in mm.


**TAPE DIMENSIONS**

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986


<b>Tape width</b>	<b>W</b>	12
<b>Tape Hole Spacing</b>	<b>P0 (± 0.1)</b>	4
<b>Component Spacing</b>	<b>P</b>	8
<b>Hole Diameter</b>	<b>D (± 0.1/-0)</b>	1.5
<b>Hole Diameter</b>	<b>D1 (min)</b>	1.5
<b>Hole Position</b>	<b>F (± 0.05)</b>	5.5
<b>Compartment Depth</b>	<b>K (max)</b>	4.5
<b>Hole Spacing</b>	<b>P1 (± 0.1)</b>	2



All dimensions are in mm.




**PPAK TUBE SHIPMENT (no suffix)**



<b>Base Q.ty</b>	75
<b>Bulk Q.ty</b>	3000
<b>Tube length (<math>\pm 0.5</math>)</b>	532
<b>A</b>	6
<b>B</b>	21.3
<b>C (<math>\pm 0.1</math>)</b>	0.6

All dimensions are in mm.

**TAPE AND REEL SHIPMENT (suffix "13TR")**



40mm min. Access hole at slot location

Full radius

Tape slot in core for tape start 2.5mm min. width.

G measured at hub


<b>Base Q.ty</b>	2500
<b>Bulk Q.ty</b>	2500
<b>A (max)</b>	330
<b>B (min)</b>	1.5
<b>C (<math>\pm 0.2</math>)</b>	13
<b>F</b>	20.2
<b>G (+ 2 / -0)</b>	16.4
<b>N (min)</b>	60
<b>T (max)</b>	22.4

All dimensions are in mm.

**TAPE DIMENSIONS**

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986


<b>Tape width</b>	<b>W</b>	16
<b>Tape Hole Spacing</b>	<b>P0 (<math>\pm 0.1</math>)</b>	4
<b>Component Spacing</b>	<b>P</b>	8
<b>Hole Diameter</b>	<b>D (<math>\pm 0.1/-0</math>)</b>	1.5
<b>Hole Diameter</b>	<b>D1 (min)</b>	1.5
<b>Hole Position</b>	<b>F (<math>\pm 0.05</math>)</b>	7.5
<b>Compartment Depth</b>	<b>K (max)</b>	6.5
<b>Hole Spacing</b>	<b>P1 (<math>\pm 0.1</math>)</b>	2



TOP COVER TAPE

User Direction of Feed

All dimensions are in mm.



User Direction of Feed

User direction of feed

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.  
The ST logo is a trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -  
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>