


## Product Description

Stanford Microdevices' SGA-5586 is a high performance cascadeable 50-ohm amplifier designed for operation at voltages as low as 3.9V. This RFIC uses the latest Silicon Germanium Heterostructure Bipolar Transistor (SiGe HBT) process featuring 1 micron emitters with  $f_T$  up to 50 GHz.

This circuit uses a darlington pair topology with resistive feedback for broadband performance as well as stability over its entire temperature range. Internally matched to 50 ohm impedance, the SGA-5586 requires only DC blocking and bypass capacitors for external components.



## SGA-5586

### DC-4000 MHz Silicon Germanium HBT Cascadeable Gain Block



### Product Features

- DC-4000 MHz Operation
- Single Voltage Supply
- High Output Intercept: +32 dBm typ. at 850 MHz
- Low Current Draw: 60mA at 3.9V typ.
- Low Noise Figure: 2.5dB typ. at 850 MHz

### Applications

- Oscillator Amplifiers
- PA for Low Power Applications
- IF/ RF Buffer Amplifier
- Drivers for CATV Amplifiers

Symbol	Parameters: Test Conditions: $Z_0 = 50 \text{ Ohms}$ , $I_D = 60 \text{ mA}$ , $T = 25^\circ\text{C}$		Units	Min.	Typ.	Max.
$P_{1dB}$	Output Power at 1dB Compression	f = 850 MHz f = 1950 MHz f = 2400 MHz	dBm dBm dBm		18.1 15.8 14.4	
$IP_3$	Third Order Intercept Point Power out per tone = 0 dBm	f = 850 MHz f = 1950 MHz f = 2400 MHz	dBm dBm dBm		31.6 28.8 27.1	
$S_{21}$	Small Signal Gain	f = 850 MHz f = 1950 MHz f = 2400 MHz	dB dB dB		23.4 19.1 17.8	
Bandwidth	(Determined by $S_{11}$ , $S_{22}$ Values)		MHz		4000	
$S_{11}$	Input VSWR	f = DC-4000 MHz	-		1.70:1	
$S_{22}$	Output VSWR	f = DC-4000 MHz	-		1.30:1	
$S_{12}$	Reverse Isolation	f = 850 MHz f = 1950 MHz f = 2400 MHz	dB dB dB		27.0 23.9 22.2	
NF	Noise Figure, $Z_S = 50 \text{ Ohms}$	f = 1950 MHz	dB		2.6	
$V_D$	Device Voltage		V		3.9	
Rthj-l	Thermal Resistance (junction - lead)		$^\circ\text{C/W}$		97	

The information provided herein is believed to be reliable at press time. Stanford Microdevices assumes no responsibility for inaccuracies or omissions. Stanford Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. Stanford Microdevices does not authorize or warrant any Stanford Microdevices product for use in life-support devices and/or systems. Copyright 2000 Stanford Microdevices, Inc. All worldwide rights reserved.

### Absolute Maximum Ratings

Operation of this device above any one of these parameters may cause permanent damage.


Bias Conditions should also satisfy the following expression:

$$I_D V_D (\text{max}) < (T_J - T_{OP})/R_{th, j-l}$$

Parameter	Value	Unit
Supply Current	120	mA
Operating Temperature	-40 to +85	C
Maximum Input Power	+5	dBm
Storage Temperature Range	-40 to +150	C
Operating Junction Temperature	+150	C

### Key parameters, at typical operating frequencies:


Parameter	Typical		Test Condition ( $I_D = 60$ mA, unless otherwise noted)
	25°C	Unit	
<b>500 MHz</b>			
Gain	24.8	dB	$Z_S = 50$ Ohms Tone spacing = 1 MHz, Pout per tone = 0 dBm
Noise Figure	2.5	dB	
Output IP3	31.5	dBm	
Output P1dB	18.3	dBm	
Input Return Loss	14.3	dB	
Isolation	27.4	dB	
<b>850 MHz</b>			
Gain	23.4	dB	$Z_S = 50$ Ohms Tone spacing = 1 MHz, Pout per tone = 0 dBm
Noise Figure	2.5	dB	
Output IP3	31.6	dBm	
Output P1dB	18.1	dBm	
Input Return Loss	11.8	dB	
Isolation	27.0	dB	
<b>1950 MHz</b>			
Gain	19.1	dB	$Z_S = 50$ Ohms Tone spacing = 1 MHz, Pout per tone = 0 dBm
Noise Figure	2.6	dB	
Output IP3	28.8	dBm	
Output P1dB	15.8	dBm	
Input Return Loss	10.7	dB	
Isolation	23.9	dB	
<b>2400 MHz</b>			
Gain	17.8	dB	$Z_S = 50$ Ohms Tone spacing = 1 MHz, Pout per tone = 0 dBm
Noise Figure	3.0	dB	
Output IP3	27.1	dBm	
Output P1dB	14.4	dBm	
Input Return Loss	11.0	dB	
Isolation	22.2	dB	

Pin #	Function	Description	Device Schematic
1	RF IN	RF input pin. This pin requires the use of an external DC blocking capacitor chosen for the frequency of operation.	
2	GND	Connection to ground. Use via holes for best performance to reduce lead inductance. Place vias as close to ground leads as possible.	
3	RF OUT/Vcc	RF output and bias pin. Bias should be supplied to this pin through an external series resistor and RF choke inductor. Because DC biasing is present on this pin, a DC blocking capacitor should be used in most applications (see application schematic). The supply side of the bias network should be well bypassed.	
4	GND	Same as Pin 2.	


### Application Schematic for Operation at 850 MHz







Recommended Bias Resistor Values				
Supply Voltage (Vs)	5V	7.5V	9V	12V
Rbias (Ohms)	18	62	82	130







For 7.5V operation or higher, a resistor with a power handling capability of 1/2W or greater is recommended.









### Application Schematic for Operation at 1950 MHz









**Preliminary**  
**SGA-5586 DC-4000 MHz 3.9V SiGe Amplifier**

**Part Number Ordering Information**

Part Number	Reel Size	Devices/Reel
SGA-5586	13"	3000




**Caution ESD Sensitive:**

Appropriate precautions in handling, packaging and testing devices must be observed.


**Part Symbolization**

The part will be symbolized with an "A55" designator on the top surface of the package.




**Evaluation Board Layout**

**PCB Pad Layout**




**Package Dimensions**



## Component Tape and Reel Packaging

### Tape Dimensions

For 86 Outline



DESCRIPTION		SYMBOL	SIZE (MM)
<b>Cavity</b>	Length	A	6.10 ± 0.10
	Width	B	6.20 ± 0.10
	Socket	H	3.10 ± 0.10
	Depth	K	2.00 ± 0.10
	Pitch	P	8.00 ± 0.10
	Bottom Hole diameter	D <sub>1</sub>	1.50 min.
<b>Perforation</b>	Diameter	D <sub>0</sub>	1.50 ± 0.10
	Pitch	P <sub>0</sub>	4.00 ± 0.10
	Position	E	1.75 ± 0.10
<b>Cover Tape</b>	Width	C	9.10 ± 0.25
	Tape Thickness	t	0.05 ± 0.01
<b>Carrier Tape</b>	Width	W	12.00 ± 0.30
	Tape Thickness	T	0.30 ± 0.05
<b>Distance</b>	Cavity to Perforation (Width Direction)	F	5.50 ± 0.05
	Cavity to Perforation (Length Direction)	P <sub>2</sub>	2.00 ± 0.05