EXAS RUMENTS Data sheet acquired from Harris Semiconductor SCHS104C - Revised October 2003

# **CMOS Hex 'D'-Type** Flip-Flop

High-Voltage Types (20-Volt Rating)

CD40174B consists of six identical 'D'-type flip-flops having independent DATA inputs. The CLOCK and CLEAR inputs are common to all six units. Data is transferred to the Q outputs on the positive-going transition of the clock pulse. All six flip-flops are simultaneously reset by a low level on the CLEAR input.

The CD40174B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

## MAXIMUM RATINGS, Absolute-Maximum Values:

ALL INPUTS (TERMS 1, 3, 4, 6, 5 11, 13, 14) PROTECTED BY COS. PROTECTION NETWORK

DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to V <sub>SS</sub> Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT ±10mA
POWER DISSIPATION PER PACKAGE (PD):
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)

STORAGE LEAR ENAN	She holde (i sig)	
LEAD TEMPERATURE	(DURING SOLDERING):	


At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max ..... +265°C

#### Features:

- = 5-V, 10-V, and 15-V parametric rating
- Standardized symmetrical output characteristics
- = 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V
- over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range): 1 V at V<sub>DD</sub> = 5 V 2 V at V<sub>DD</sub> = 10 V 2.5 V at V<sub>DD</sub> = 15 V

- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"

# CD40174B Types



Applications:

- Shift Registers
- Buffer/Storage Registers
- Pattern Generators

#### TRUTH TABLE FOR 1 OF 6 FLIP-FLOPS

	OUTPUT		
CLOCK	DATA	٥	
	0	1	0
	1	1	1
$\geq$	×	1	NC
X	×	0	0

1 = High Level 0 = Low Level

-09

X = Don't Care NC = No Change




Fig. 1 - Logic diagram (1 of 6 flip-flops).






Fig. 2- Typical transition time as a function of load capacitance.

**RECOMMENDED OPERATING CONDITIONS** at  $T_A = 25^{\circ}C$ , Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V <sub>DD</sub>	LIN	UNITS	
	(V)	Min.	Max.	1
Supply-Voltage Range (For T <sub>A</sub> = Full Package-			40	
Temperature Range)		3	18	V
	5	40	-	
Data Setup Time, t <sub>SU</sub>	10	20	- 1	ns
	15	10	-	
	5	80	-	
Data Hold Time, t <sub>H</sub>	10	40	-	ns
	15	30	-	
	5		3.5	1
Clock Input Frequency, f <sub>CL</sub>	10	dc	6	MHz
	15		8	
	5	· _	15	
Clock Input Rise or Fall Time, trCL, trCL	10	. –	15	μs
	15	-	15	
	5	130	- 1	
Clock Input Pulse Width, tWL, tWH	10	60	-	ns
	15	40	- 1	
**************************************	5	100	-	
Clear Pulse Width, twL	10	50	-	ns
•••	15	40	-	
	5	0	-	
Clear Removal Time, tREM	10	0	-	ns
	15	0	· · ·	





Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wefer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils 10 +16 mila applicable to the nominal dimensions shown.






Fig. 4— Minimum output low (sink) current characteristics.







3


#### **STATIC ELECTRICAL CHARACTERISTICS**

CHARAC-	CONI	οιτιο	NS			LIMITS AT INDICATED TEMPERATURES (°C)					U N
TERISTIC	Vo	VIN	V <sub>DD</sub>				a cert		+25		Ι <del>΄</del>
	(V)	(V)	(V)-	-55	<b>40</b>	+85	+125	Min.	Тур.	Max.	S
Quiescent	_	0,5	5	1	1	30	30	-	0.02	1	
Device	· _	0,10	10	2	2	60	60	-	0.02	2	]μ/
Current, fDD	-	0,15	15	4	4	120	120	-	0.02	4	
Max.	ta t	0,20	20	20	20	600	600	-	0.04	20	]
Output Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
Current I <sub>OL</sub> Min.	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	]
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High (Source)	4.6	0,5	5	0.64	-0.61	-0.42	-0.36	-0.51	-1		]_m/
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	]
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	2.6		]
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	6.8		1
Output Voltage:	- <u>-</u> 1	0,5	5		0	.05	_	0	0.05		
Low-Level,	<b></b> . :	0,10	10		0	.05		3	0.05	]	
V <sub>OL</sub> Max.	. <del></del>	0,15	15		0	.05	<u> </u>	0	0.05	],	
Output Voltage:	— · :	0,5	5	4.95 4.95 5 -						_	]
High-Level,	-	0,10	10		9	.95		9,95	10		]
V <sub>OH</sub> Min.	-	0,15	15		14	.95		14.95	15	-	
Input Low	0.5,4.5	1	5		1	.5			-	1.5	
Voltage,	1,9	_	10			3	_	-	3		
VIL Max.	1.5,13.5		15			4		-	-	4	],
Inpuț High	0.5,4.5	_	5.			8.5		3.5			
Voltage,	1,9		10			7	<b>7</b> °	2 . <del>4 .</del>	·		
V <sub>IH</sub> Min.	1.5,13.5	-	15			11		11	-	<sup>2</sup> –	
Input Current † <sub>IN</sub> Max.		0,18	18	±0.1	±0.1	±1	±1	- 3	±10 <sup>-5</sup>	±0.1	μA





Dynamic power dissipation test circuit. 當 




1, CL 'DD CLOCK 10% /00 DATA INPUT - 50% SULLI)\* SUGHL TTLH THU /D0 90% OUTPUT -10 % \*PLH - 1PHL \*(LH) OR (HL) OPTIONAL REN CLEAR -50% 9203-2006984

Fig. 10- Definition of setup, hold, propagation delay, and removal times.


Fig. 11 - Quiescent device current test circuit.


CHARACTERISTIC		TEST CONDITIONS		LIMITS			
	V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS		
Proposition Dalay Tim	- (	5		150	300		
Propagation Delay Tim		10	_	70	140	ns .	
Clock to Output,	<sup>t</sup> PHL <sup>, t</sup> PLH	15	_	50	100		
		5	-	100	200	<i>,</i> '	
Clear to Output,	<sup>t</sup> PHL	10	-	50	100	ns	
		15	_	40	80	1	
		5		100	200		
Transition Time,	<sup>t</sup> THL <sup>, t</sup> TLH	10	-	50	100	ns	
		15	_	40	80		
Minimum Pulse Width.		5	_	65	130		
Clock,		10	_	30	60	ns	
CIOCK,	<sup>t</sup> WL <sup>, t</sup> WH	15	_	20	40		
	÷ 1.	5		50	100		
Clear,	twl	10	· · _	25	50	ns	
		15	_	20	40		
		5		20	40		
Minimum Data Setup T	ime, t <sub>SU</sub>	10	-	10	20	ns	
	00	15	-	0	10		
		5	_	40	80		
Minimum Data Hold Ti	me, t <sub>H</sub>	10	-	20	40	ns	
	••	15	-	15	30		
	····	5	3.5	7	_		
Maximum Clock Frequ	ency, f <sub>CI</sub>	10	6	12		MHz	
·	UL	15	- 8	16			
		<b>5</b> and 5	15	3 <u> </u>	1-1-1		
Maximum Clock Rise o	r Fall	10	15	· – .	- 1	μs	
Time, t <sub>r</sub> CL, t <sub>f</sub> CL		15	15	- **	<u> </u>		
Input Capacitance, CIN	4						
Clear		-	_	25	40	pF	
All other		-	_	5	7.5	]	
Minimum Clear Remov		5	_	-40	0		
		10		15	o	ns	
Time,	15	_	-10	0			

## DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ ; Input $t_p$ , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k $\Omega$



an in the second se










Fig. 13 - Input voltage test circuit.

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
CD40174BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD40174BF	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD40174BF3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD40174BM	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD40174BM96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD40174BMT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD40174BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD40174BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD40174BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.



# MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

# PW (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated