TEXAS INSTRUMENTS Data sheet acquired from Harris Semiconductor

SCHS027

# **CMOS Counter/Dividers**

High-Voltage Types (20-Volt Rating) CD4017B—Decade Counter with

10 Decoded Outputs

#### CD4022B-Octal Counter with

#### 8 Decoded Outputs

■ CD4017B and CD4022B are 5stage and 4-stage Johnson counters having 10 and 8 decoded outputs, respectively. Inputs include a CLOCK, a RESET, and a CLOCK INHIBIT signal. Schmitt trigger action in the CLOCK input circuit provides pulse shaping that allows unlimited clock input pulse rise and fall times.

These counters are advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal is high. A high RESET signal clears the counter to its zero count. Use of the Johnson counter configuration permits high-speed operation, 2-input decode-gating and spike-free decoded outputs. Anti-lock gating is provided, thus assuring proper counting sequence. The decoded outputs are normally low and go high only at their respective decoded time slot. Each decoded output remains high for one full clock cycle. A CARRY-OUT signal completes one cycle every 10 clock input cycles in the CD4017B or every 8 clock input cycles in the CD4022B and is used to

### Features:

- Fully static operation
- Medium-speed operation . . .
- 10 MHz (typ.) at V<sub>DD</sub> = 10 V
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"


#### Applications:

- Decade counter/decimal decode display (CD4017B)
- Binary counter/decoder
- Frequency division
- Counter control/timers
- Divide-by-N counting
- For further application information, see ICAN-6166 "COS/MOS MSI Counter and Register Design and


Applications"

ripple-clock the succeeding device in a multidevice counting chain.

The CD4017B and CD4022B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16lead dual-in-line plastic package (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).



**CD4017B, CD4022B Types** 




### **RECOMMENDED OPERATING CONDITIONS**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTICS	V <sub>DD</sub>	LIN	UNITS	
	(V)	Min.	Max.	
Supply-Voltage Range (For T <sub>A</sub> = Full Package-				
Temperature Range)		3	18	V
	5	-	2.5	
Clock Input Frequency, f <sub>CL</sub>	10	-	5	MHz
	15	-	5.5	
	5	200	_	1
Clock Pulse Width, tw	10	90		. ns
	15	60	-	
	5			
Clock Rise & Fall Time, trCL, tfCL	10	UNLI	- 94 - E	
	15		1	
	5	230	-	
Clock Inhibit Setup Time, t <sub>s</sub>	10	100	_	ns
	15	70	_	ł
	5	260		
Reset Pulse Width, t <sub>RW</sub>	10	110		ns
	15	60	. –	
	5	400	-	
Reset Removal Time, t <sub>rem</sub>	10	280	-	ns
, cont	15	150	- 1	

\*Only if Pin 14 is used as the clock input. If Pin 13 is used as the clock input and Pin 14 is tied high (for advancing count on negative transition of the clock), rise and fall time should be  $\leq$  15  $\mu$ s.




92C3-24459Ri

TOP VIEW CD40178 TERMINAL DIAGRAM




92C3-24464AI

TOP VIEW NC - no connection CO4022B TERMINAL DIAGRAM




MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V <sub>SS</sub> Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V <sub>DD</sub> +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at	t 12mW/°C to 200mW
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at DEVICE DISSIPATION PER OUTPUT TRANSISTOR	t 12mW/ <sup>o</sup> C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	



3

COMMERCIAL CMOS HIGH VOLTAGE IC8

Fig. 7- Typical output high (source) current characteristics.



STATIC	EFECTRICA:	CHARACTERISTICS
UIRIU	ELECTRICAL	UNANAU I ENISTIUS

CHARAC- TERISTIC	CON	DITIO	NS	LIMITS AT INDICATED TEMPERATURES (			URES ( <sup>o</sup>				
	V <sub>O</sub>	VIN	V <sub>DD</sub>						+25		S
	(Ň)	(V)	(v)	55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent	_	0,5	5	5	5	150	150	_	0.04	5	
Device Current, IDD Max.	_	0,10	10	10	10	300	300	-	0.04	10	μA
	_	0,15	15	20	20	600	600	-	0.04	20	
	-	0,2 <b>0</b>	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH <sup>Min</sup>	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
OH WIT	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:		0,5	5		0	.05		-	0	0.05	
Low-Level,		0,10	10	0.05			-	0	0.05	0.05	
VOL Max.	-	0,15	15	0.05			_	0	0.05	l v l	
Output	-	0,5	5	4.95 4.95 5			-				
Voltage: High-Level,		0,10	10	9.95			9.95	10			
V <sub>OH</sub> Min.	-	0,15	15	5 14.95 14.95				15	· _		
	0.5,4.5	-	5			1.5		-	-	1.5	
Input Low Voltage	1,9	_	10	3			L	_	3		
	1.5,13.5	-	15	4				_	4	l v	
Input High Voltage, VIH Min.	0.5,4.5	-	5			3.5		3.5	-	-	
	1,9	-	10	7			7	-	-		
	1.5,13.5	-	15	5 11 11				-	-		
Input Current IIN Max.	_	0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μΑ

### DYNAMIC ELECTRICAL CHARACTERISTICS

At  $T_A = 25^{\circ}$ C, Input  $t_r$ ,  $t_f = 20$  ns,  $C_L = 50$  pF,  $R_L = 200$  k $\Omega$ 

CHARACTERISTIC	CONDITIONS	LIMITS				
	V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS	
CLOCKED OPERATION			•	•		
	5	_	325	650		
Propagation Delay Time, tpHL, tpLH	10	-	135	270		
Decode Out	15	-	85	170	ns	
	5	-	300	600		
Carry Out	10	. <u>-</u> .	125	250		
· · · · · · · · · · · · · · · · · · ·	15		80	160		
Transition Time, tTHL, tTLH	5	_	100	200		
Carry Out or Decode Out Line	10	_	50	100	ns	
	15	-	40	80		
	5	2.5	5	-		
Maximum Clock Input Frequency, fCL*	10	5	10	_	MHz	
	15	5.5	11	-	_	
	5	_	100	200		
Minimum Clock Pulse Width, tw	10	_	45	90	ns	
-	15		30	60		
Clock Rise or Fall Time, t <sub>r</sub> CL, t <sub>f</sub> CL	5, 10, 15	UNLIMITED				
Minimum Clock Inhibit	5		115	230		
to Clock Setup Time, t <sub>s</sub>	10		50	100	ns	
	15		35	70		
Input Capacitance, C <sub>IN</sub>	Any Input	-	5	-	рF	
RESET OPERATION						
Propagation Delay Time, tPHL, tPLH	5		265	530		
Carry Out or Decode Out Lines	10	_	115	230	ns	
	15	-	85 <sup>.</sup>	170		
	5	_	130	260		
Minimum Reset Pulse Width, tw	10	-	55	110	ns	
	15		30	60		
	5		200	400	,	
Minimum Reset Removal Time	10			280	ns	
	15	-	75	150		

\* Measured with respect to carry output line.





Fig. 9 - Propagation delay, setup, and reset removel time waveforms.



:#::::




Fig. 17 - Dynamic power dissipation test circuit.

Fig. 18 – Divide by N counter (N ≤ 10) with N decoded outputs.




Fig. 16 - Input-voltage test circuit.

When the Nth decoded output is reached (Nth clock pulse) the S-R flip flop (constructed from two NOR gates of the CD4001B) generates a reset pulse which clears the CD4017B or CD4022B to its zero count. At this time, if the Nth decoded output is greater than or equal to 6 in the CD-4017B or 5 in the CD4022B, the COUT line goes high to clock the next CD4017B or CD-4022B counter section. The "0" decoded output also goes high at this time. Coincidence of the clock low and decoded "0" output low resets the S-R flip flop to enable the CD4017B or CD4022B. If the Nth decoded output is less than 6 (C()4(-17B) or 5 (CD4022B), the COUT line will not go high and, therefore, cannot be used. in this case "0" decoded output may be used to perform the clocking function for the next counter.





Fig. 19 - Cascading the CD4017B.

### CHIP DIMENSIONS AND PAD LAYOUTS



CD4017BH

CD4022BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3}$  inch).

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated