
DUAL, 14-BIT 200 MSPS DIGITAL-TO-ANALOG CONVERTER

FEATURES

- 14-Bit Dual Transmit Digital-to-Analog Converter (DAC)
- 200 MSPS Update Rate
- Single Supply: 3.0 V to 3.6 V
- High Spurious-Free Dynamic Range (SFDR): 84 dBc at 5 MHz
- High Third-Order Two-Tone Intermodulation (IMD3): 79 dBc at 15.1 MHz and 16.1 MHz
- WCDMA Adjacent Channel Leakage Ratio (ACLR): 78 dB at Baseband
- WCDMA ACLR: 73 dB at 30.72 MHz
- Independent or Single Resistor Gain Control
- Dual or Interleaved Data
- On-Chip 1.2-V Reference
- Low Power: 330 mW
- Power-Down Mode: 9 mW

- Package: 48-Pin Thin-Quad Flat Pack (TQFP)

APPLICATIONS

- Cellular Base Transceiver Station Transmit Channel
 - CDMA: W-CDMA, CDMA2000, IS-95
 - TDMA: GSM, IS-136, EDGE/UWC-136
- Medical/Test Instrumentation
- Arbitrary Waveform Generators (ARB)
- Direct Digital Synthesis (DDS)
- Cable Modem Termination System (CMTS)

DESCRIPTION

The DAC5672 is a monolithic, dual-channel, 14-bit, high-speed DAC with on-chip voltage reference.

Operating with update rates of up to 200 MSPS, the DAC5672 offers exceptional dynamic performance, tight-gain, and offset matching characteristics that make it suitable in either I/Q baseband or direct IF communication applications.

Each DAC has a high-impedance, differential-current output, suitable for single-ended or differential analog-output configurations. External resistors allow scaling the full-scale output current for each DAC separately or together, typically between 2 mA and 20 mA. An accurate on-chip voltage reference is temperature-compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may be used.

The DAC5672 has two, 14-bit, parallel input ports with separate clocks and data latches. For flexibility, the DAC5672 also supports multiplexed data for each DAC on one port when operating in the interleaved mode.


The DAC5672 has been specifically designed for a differential transformer-coupled output with a 50- Ω doubly-terminated load. For a 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (-2 dBm output power) are supported.

The DAC5672 is available in a 48-pin TQFP package. Pin compatibility between family members provides 12-bit (DAC5662) and 14-bit (DAC5672) resolution. Furthermore, the DAC5672 is pin compatible to the DAC2904 and AD9767 dual DACs. The device is characterized for operation over the industrial temperature range of -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


FUNCTIONAL BLOCK DIAGRAM



AVAILABLE OPTIONS

| T _A | PACKAGED DEVICES 48-Pin TQFP |
|----------------|---------------------------------|
| -40°C to 85°C | DAC5672IPFB |
| | DAC5672IPFBR |

DEVICE INFORMATION



TERMINAL FUNCTIONS

| TERMINAL | | I/O | DESCRIPTION |
|---------------|--------|-----|---------------------------------------------------------------------------------------------------------|
| NAME | NO. | | |
| AGND | 38 | I | Analog ground |
| AVDD | 47 | I | Analog supply voltage |
| BIASJ_A | 44 | O | Full-scale output current bias for DACA |
| BIASJ_B | 41 | O | Full-scale output current bias for DACB |
| CLKA/CLKIQ | 18 | I | Clock input for DACA, CLKIQ in interleaved mode |
| CLKB/RESETIQ | 19 | I | Clock input for DACB, RESETIQ in interleaved mode |
| DA[13:0] | 1-14 | I | Data port A. DA13 is MSB and DA0 is LSB. |
| DB[13:0] | 23-36 | I | Data port B. DB13 is MSB and DB0 is LSB. |
| DGND | 15, 21 | I | Digital ground |
| DVDD | 16, 22 | I | Digital supply voltage |
| EXTIO | 43 | I/O | Internal reference output (bypass with 0.1 μ F to AGND) or external reference input |
| GSET | 42 | I | Gain-setting mode: H – 1 resistor, L – 2 resistors. Internal pullup. |
| IOUTA1 | 46 | O | DACA current output. Full-scale with all bits of DA high. |
| IOUTA2 | 45 | O | DACA complementary current output. Full-scale with all bits of DA low. |
| IOUTB1 | 39 | O | DACB current output. Full-scale with all bits of DB high. |
| IOUTB2 | 40 | O | DACB complementary current output. Full-scale with all bits of DB low. |
| MODE | 48 | I | Mode Select: H – Dual Bus, L – Interleaved. Internal pullup. |
| SLEEP | 37 | I | Sleep function control input: H – DAC in power-down mode, L – DAC in operating mode. Internal pulldown. |
| WRTA/WRTIQ | 17 | I | Input write signal for PORT A (WRTIQ in interleaving mode) |
| WRTB/SELECTIQ | 20 | I | Input write signal for PORT B (SELECTIQ in interleaving mode) |

ABSOLUTE MAXIMUM RATINGSover T_A (unless otherwise noted)⁽¹⁾

| | | UNIT |
|------------------------------------------------------------------|-----------------------------------------------|------------------------|
| Supply voltage range | AVDD ⁽²⁾ | -0.5 V to 4 V |
| | DVDD ⁽³⁾ | -0.5 V to 4 V |
| Voltage between AGND and DGND | | -0.5 V to 0.5 V |
| Voltage between AVDD and DVDD | | -0.5 V to 0.5 V |
| Supply voltage range | DA[13:0] and DB[13:0] ⁽³⁾ | -0.5 V to DVDD + 0.5 V |
| | MODE, CLKA, CLKB, WRTA, WRTB ⁽³⁾ | -0.5 V to DVDD + 0.5 V |
| | IOUTA1, IOUTA2, IOUTB1, IOUTB2 ⁽²⁾ | -1.0 V to AVDD + 0.5 V |
| | EXTIO, BIASJ_A, BIASJ_B, SLEEP ⁽²⁾ | -0.5 V to AVDD + 0.5 V |
| Peak input current (any input) | | +20 mA |
| Peak total input current (all inputs) | | -30 mA |
| Operating free-air temperature range | | -40 °C to 85 °C |
| Storage temperature range | | -65 °C to 150 °C |
| Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds | | 260 °C |

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Measured with respect to AGND.

(3) Measured with respect to DGND.

ELECTRICAL CHARACTERISTICSover T_A , AVDD = DVDD = 3.3 V, $I_{OUTFS} = 20$ mA, independent gain set mode (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------------------------|---------------------------|-----------------------------------------------------|------|-------|------|------------|
| DC Specifications | | | | | | |
| Resolution | | | 14 | | | Bits |
| DC Accuracy⁽¹⁾ | | | | | | |
| INL | Integral nonlinearity | 1 LSB = $I_{OUTFS}/2^{14}$, T_{MIN} to T_{MAX} | -4 | ±1.1 | 4 | LSB |
| DNL | Differential nonlinearity | | -3 | ±0.75 | 3 | LSB |
| Analog Output | | | | | | |
| Offset error | | Midscale value | | ±0.03 | | %FSR |
| Offset mismatch | | Midscale value | | ±0.03 | | %FSR |
| Gain error | | With external reference | | ±0.25 | | %FSR |
| | | With internal reference | | ±0.25 | | %FSR |
| Minimum full-scale output current ⁽²⁾ | | | | 2 | | mA |
| Maximum full-scale output current ⁽²⁾ | | | | 20 | | mA |
| Gain mismatch | | With external reference | -2 | 0.2 | 2 | %FSR |
| | | With internal reference | -2 | 0.2 | 2 | %FSR |
| Output voltage compliance range ⁽³⁾ | | | -1 | | 1.25 | V |
| R_O | Output resistance | | | 300 | | k Ω |
| C_O | Output capacitance | | | 5 | | pF |
| Reference Output | | | | | | |
| Reference voltage | | | 1.14 | 1.2 | 1.26 | V |

(1) Measured differentially through 50 Ω to AGND.

(2) Nominal full-scale current, I_{OUTFS} , equals 32x the I_{BIAS} current.

(3) The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5672 device. The upper limit of the output compliance is determined by the load resistors and full-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity.

ELECTRICAL CHARACTERISTICS (continued)

 over T_A , $AVDD = DVDD = 3.3\text{ V}$, $I_{OUTFS} = 20\text{ mA}$, independent gain set mode (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------------------|-------------------------|-------------------------|-----|----------|------|--------------------------------|
| Reference output current ⁽⁴⁾ | | | | 100 | | nA |
| Reference Input | | | | | | |
| V_{EXTIO} | Input voltage | | 0.1 | | 1.25 | V |
| R_I | Input resistance | | | 1 | | M Ω |
| | Small signal bandwidth | | | 300 | | kHz |
| C_I | Input capacitance | | | 100 | | pF |
| Temperature Coefficients | | | | | | |
| | Offset drift | | | 2 | | ppm of FSR/ $^{\circ}\text{C}$ |
| | Gain drift | With external reference | | ± 20 | | ppm of FSR/ $^{\circ}\text{C}$ |
| | | With internal reference | | ± 40 | | ppm of FSR/ $^{\circ}\text{C}$ |
| | Reference voltage drift | | | ± 20 | | ppm/ $^{\circ}\text{C}$ |

(4) Use an external buffer amplifier with high-impedance input to drive any external load.

ELECTRICAL CHARACTERISTICS

 over T_A , $AVDD = DVDD = 3.3\text{ V}$, $I_{OUTFS} = 20\text{ mA}$, $f_{DATA} = 200\text{ MSPS}$, $f_{OUT} = 1\text{ MHz}$, independent gain set mode (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--------------------------------------|------------------------------------------------|------|-------|-----|--------------------|
| Power Supply | | | | | | |
| $AVDD$ | Analog supply voltage | | 3 | 3.3 | 3.6 | V |
| $DVDD$ | Digital supply voltage | | 3 | 3.3 | 3.6 | V |
| I_{AVDD} | Supply current, analog | Including output current through load resistor | | 75 | 90 | mA |
| | | Sleep mode with clock | | 2.5 | 6 | mA |
| | | Sleep mode without clock | | 2.5 | | mA |
| I_{DVDD} | Supply current, digital | | | 25 | 38 | mA |
| | | Sleep mode with clock | | 13.4 | 18 | mA |
| | | Sleep mode without clock | | 0.6 | | mA |
| Power dissipation | | | | 330 | 390 | mW |
| | | Sleep mode with clock | | 53 | | mW |
| | | Sleep mode without clock | | 9.2 | | mW |
| $APSR$ | Analog power supply rejection ratio | | -0.2 | -0.01 | 0.2 | %FSR/V |
| $DPSRR$ | Digital power supply rejection ratio | | -0.2 | 0 | 0.2 | %FSR/V |
| T_A | Operating free-air temperature | | -40 | | 85 | $^{\circ}\text{C}$ |

ELECTRICAL CHARACTERISTICS

AC specifications over T_A , $AVDD = DVDD = 3.3\text{ V}$, $I_{OUTFS} = 20\text{ mA}$, independent gain set mode, differential 1:1 impedance ratio transformer coupled output, 50- Ω doubly terminated load (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------------------------------------------------------|--------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|------------------------------|
| Analog Output | | | | | | |
| f_{clk} | Maximum output update rate | | 200 | | | MSPS |
| t_s | Output settling time to 0.1% (DAC) | Mid-scale transition | | 20 | | ns |
| t_r | Output rise time 10% to 90% (OUT) | | | 1.4 | | ns |
| t_f | Output fall time 90% to 10% (OUT) | | | 1.5 | | ns |
| | Output noise | $I_{OUTFS} = 20\text{ mA}$ | | 55 | | $\text{pA}/\sqrt{\text{Hz}}$ |
| | | $I_{OUTFS} = 2\text{ mA}$ | | 30 | | $\text{pA}/\sqrt{\text{Hz}}$ |
| AC Linearity (estimates based on measurements of preliminary parts) | | | | | | |
| SFDR | Spurious-free dynamic range | 1st Nyquist zone, $T_A = 25^\circ\text{C}$, $f_{DATA} = 50\text{ MSPS}$, $f_{OUT} = 1\text{ MHz}$, $I_{OUTFS} = 0\text{ dB}$ | | 83 | | dBc |
| | | 1st Nyquist zone, $T_A = 25^\circ\text{C}$, $f_{DATA} = 50\text{ MSPS}$, $f_{OUT} = 1\text{ MHz}$, $I_{OUTFS} = -6\text{ dB}$ | | 80 | | dBc |
| | | 1st Nyquist zone, $T_A = 25^\circ\text{C}$, $f_{DATA} = 50\text{ MSPS}$, $f_{OUT} = 1\text{ MHz}$, $I_{OUTFS} = -12\text{ dB}$ | | 79 | | dBc |
| | | 1st Nyquist zone, $T_A = 25^\circ\text{C}$, $f_{DATA} = 100\text{ MSPS}$, $f_{OUT} = 5\text{ MHz}$ | | 84 | | dBc |
| | | 1st Nyquist zone, $T_A = 25^\circ\text{C}$, $f_{DATA} = 100\text{ MSPS}$, $f_{OUT} = 20\text{ MHz}$ | | 79 | | dBc |
| | | 1st Nyquist zone, T_{MIN} to T_{MAX} , $f_{DATA} = 200\text{ MSPS}$, $f_{OUT} = 20\text{ MHz}$ | 68 | 75 | | dBc |
| | | 1st Nyquist zone, $T_A = 25^\circ\text{C}$, $f_{DATA} = 200\text{ MSPS}$, $f_{OUT} = 41\text{ MHz}$ | | 72 | | dBc |
| SNR | Signal-to-noise ratio | 1st Nyquist zone, $T_A = 25^\circ\text{C}$, $f_{DATA} = 100\text{ MSPS}$, $f_{OUT} = 5\text{ MHz}$ | | 77 | | dB |
| | | 1st Nyquist zone, $T_A = 25^\circ\text{C}$, $f_{DATA} = 160\text{ MSPS}$, $f_{OUT} = 20\text{ MHz}$ | | 70 | | dB |
| ACLR | Adjacent channel leakage ratio | W-CDMA signal with 3.84-MHz Bandwidth, $f_{DATA} = 61.44\text{ MSPS}$, IF = 15.360 MHz | | 75 | | dB |
| | | W-CDMA signal with 3.84-MHz Bandwidth, $f_{DATA} = 122.88\text{ MSPS}$, IF = 30.72 MHz | | 73 | | dB |
| | | W-CDMA signal with 3.84-MHz Bandwidth, $f_{DATA} = 61.44\text{ MSPS}$, Baseband | | 78 | | dB |
| | | W-CDMA signal with 3.84-MHz Bandwidth, $f_{DATA} = 122.88\text{ MSPS}$, Baseband | | 78 | | dB |
| IMD3 | Third-order two-tone intermodulation | Each tone at -6 dBFS, $T_A = 25^\circ\text{C}$, $f_{DATA} = 200\text{ MSPS}$, $f_{OUT} = 45.4\text{ MHz}$ and 46.4 MHz | | 65 | | dBc |
| | | Each tone at -6 dBFS, $T_A = 25^\circ\text{C}$, $f_{DATA} = 100\text{ MSPS}$, $f_{OUT} = 15.1\text{ MHz}$ and 16.1 MHz | | 79 | | dBc |

ELECTRICAL CHARACTERISTICS (continued)

AC specifications over T_A , $AVDD = DVDD = 3.3\text{ V}$, $I_{OUTFS} = 20\text{ mA}$, independent gain set mode, differential 1:1 impedance ratio transformer coupled output, 50- Ω doubly terminated load (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|---------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| IMD | Four-tone intermodulation | Each tone at -12 dBFS, $T_A = 25^\circ\text{C}$ $f_{\text{DATA}} = 100\text{ MSPS}$ $f_{\text{OUT}} = 15.6, 15.8, 16.2, \text{ and } 16.4\text{ MHz}$ | | 79 | | dBc |
| | | Each tone at -12 dBFS, $T_A = 25^\circ\text{C}$ $f_{\text{DATA}} = 165\text{ MSPS}$ $f_{\text{OUT}} = 68.8, 69.6, 71.2, \text{ and } 72.0\text{ MHz}$ | | 61 | | dBc |
| | | Each tone at -12 dBFS, $T_A = 25^\circ\text{C}$ $f_{\text{DATA}} = 165\text{ MSPS}$ $f_{\text{OUT}} = 19.0, 19.1, 19.3, \text{ and } 19.4\text{ MHz}$ | | 73 | | dBc |
| Channel isolation | | $T_A = 25^\circ\text{C}$, $f_{\text{DATA}} = 165\text{ MSPS}$ $f_{\text{OUT}}(\text{CH1}) = 20\text{ MHz}$ $f_{\text{OUT}}(\text{CH2}) = 21\text{ MHz}$ | | 95 | | dBc |

ELECTRICAL CHARACTERISTICS

Digital specifications over T_A , $AVDD = DVDD = 3.3\text{ V}$, $I_{OUTFS} = 20\text{ mA}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------|------------------------------------|-----------------|-----|----------|-----|---------------|
| Digital Input | | | | | | |
| V_{IH} | High-level input voltage | | 2 | | 3.3 | V |
| V_{IL} | Low-level input voltage | | 0 | | 0.8 | V |
| I_{IH} | High-level input current | | | ± 50 | | μA |
| I_{IL} | Low-level input current | | | ± 10 | | μA |
| $I_{\text{IH}}(\text{GSET})$ | High-level input current, GSET pin | | | 7 | | μA |
| $I_{\text{IL}}(\text{GSET})$ | Low-level input current, GSET pin | | | -80 | | μA |
| $I_{\text{IH}}(\text{MODE})$ | High-level input current, MODE pin | | | -30 | | μA |
| $I_{\text{IL}}(\text{MODE})$ | Low-level input current, MODE pin | | | -80 | | μA |
| C_{I} | Input capacitance | | | 5 | | pF |

SWITCHING CHARACTERISTICS

Digital specifications over T_A , $AVDD = DVDD = 3.3\text{ V}$, $I_{OUTFS} = 20\text{ mA}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------------------------|-----------------------------------|-----------------|-----|-----|-----|------|
| Timing - Dual Bus Mode | | | | | | |
| t_{SU} | Input setup time | | 1 | | | ns |
| t_{H} | Input hold time | | 1 | | | ns |
| t_{LPH} | Input clock pulse high time | | | 1 | | ns |
| t_{LAT} | Clock latency (WRTA/B to outputs) | | 4 | | 4 | clk |
| t_{PD} | Propagation delay time | | | 1.5 | | ns |
| Timing - Single Bus Interleaved Mode | | | | | | |
| t_{SU} | Input setup time | | | 0.5 | | ns |
| t_{H} | Input hold time | | | 0.5 | | ns |
| t_{LAT} | Clock latency (WRTA/B to outputs) | | 4 | | 4 | clk |
| t_{PD} | Propagation delay time | | | 1.5 | | ns |

TYPICAL CHARACTERISTICS

**INTEGRAL NONLINEARITY
VS
INPUT CODE**




Figure 1.

**DIFFERENTIAL NONLINEARITY
VS
INPUT CODE**




Figure 2.

TYPICAL CHARACTERISTICS (continued)




Figure 3.




Figure 4.




Figure 5.




Figure 6.

TYPICAL CHARACTERISTICS (continued)




Figure 7.




Figure 8.




Figure 9.




Figure 10.

TYPICAL CHARACTERISTICS (continued)




Figure 11.




Figure 12.




Figure 13.




Figure 14.

TYPICAL CHARACTERISTICS (continued)




Figure 15.




Figure 16.

Digital Inputs and Timing

Digital Inputs

The data input ports of the DAC5672 accept a standard positive coding with data bits DA13 and DB13 being the most significant bits (MSB). The converter outputs support a clock rate of up to 200 MSPS. The best performance is typically achieved with a symmetric duty cycle for write and clock; however, the duty cycle may vary as long as the timing specifications are met. Similarly, the setup and hold times may be chosen within their specified limits.

All digital inputs of the DAC5672 are CMOS compatible. Figure 17 and Figure 18 show schematics of the equivalent CMOS digital inputs of the DAC5672. The 14-bit digital data input follows the offset positive binary coding scheme. The DAC5672 is designed to operate with a digital supply (DVDD) of 3 V to 3.6 V.




Figure 17. CMOS/TTL Digital Equivalent Input With Internal Pulldown Resistor

Digital Inputs and Timing (continued)




Figure 18. CMOS/TTL Digital Equivalent Input With Internal Pullup Resistor

Input Interfaces

The DAC5672 features two operating modes selected by the MODE pin, as shown in the following table:

- For dual-bus input mode, the device essentially consists of two separate DACs. Each DAC has its own separate data input bus, clock input, and data write signal (data latch-in).
- In single-bus interleaved mode, the data must be presented interleaved at the A-channel input bus. The B-channel input bus is not used in this mode. The clock and write input are now shared by both DACs.

| MODE Pin | MODE pin connected to DGND | MODE pin connected to DVDD |
|-----------|------------------------------------------------------------------------|-------------------------------------------|
| Bus input | Single-bus interleaved mode, clock and write input equal for both DACs | Dual-bus mode, DACs operate independently |

Dual-Bus Data Interface and Timing

In dual-bus mode, the MODE pin is connected to DVDD. The two converter channels within the DAC5672 consist of two independent, 14-bit, parallel data ports. Each DAC channel is controlled by its own set of write (WRTA, WRTB) and clock (CLKA, CLKB) lines. The WRTA/B lines control the channel input latches and the CLKA/B lines control the DAC latches. The data is first loaded into the input latch by a rising edge of the WRTA/B line.

The internal data transfer requires a correct sequence of write and clock inputs, since essentially two clock domains having equal periods (but possibly different phases) are input to the DAC5672. This is defined by a minimum requirement of the time between the rising edge of the clock and the rising edge of the write inputs. This essentially implies that the rising edge of CLKA/B must occur at the same time or before the rising edge of the WRTA/B signal. A minimum delay of 2 ns must be maintained if the rising edge of the clock occurs after the rising edge of the write. Note that these conditions are satisfied when the clock and write inputs are connected externally. Note that all specifications were measured with the WRTA/B and CLKA/B lines connected together.




Figure 19. Dual-Bus Mode Operation

Single-Bus Interleaved Data Interface and Timing

In single-bus interleaved mode, the MODE pin is connected to DGND. Figure 20 shows the timing diagram. In interleaved mode, the A- and B-channels share the write input (WRTIQ) and update clock (CLKIQ and internal CLKDACIQ). Multiplexing logic directs the input word at the A-channel input bus to either the A-channel input latch (SELECTIQ is high) or to the B-channel input latch (SELECTIQ is low). When SELECTIQ is high, the data value in the B-channel latch is retained by presenting the latch output data to its input again. When SELECTIQ is low, the data value in the A-channel latch is retained by presenting the latch output data to its input.

In interleaved mode, the A-channel input data rate is twice the update rate of the DAC core. As in dual-bus mode, it is important to maintain a correct sequence of write and clock inputs. The edge-triggered flip-flops latch the A- and B-channel input words on the rising edge of the write input (WRTIQ). This data is presented to the A- and B-DAC latches on the following falling edge of the write inputs. The DAC5672 clock input is divided by a factor of two before it is presented to the DAC latches.

Correct pairing of the A- and B-channel data is done by RESETIQ. In interleaved mode, the clock input CLKIQ is divided by two, which would translate to a non-deterministic relation between the rising edges of the CLKIQ and CLKDACIQ. RESETIQ ensures, however, that the correct position of the rising edge of CLKDACIQ with respect to the data at the input of the DAC latch is determined. CLKDACIQ is disabled (low) when RESETIQ is high.




Figure 20. Single-Bus Interleaved Mode Operation

APPLICATION INFORMATION

Theory of Operation

The architecture of the DAC5672 uses a current steering technique to enable fast switching and high update rate. The core element within the monolithic DAC is an array of segmented current sources that are designed to deliver a full-scale output current of up to 20 mA. An internal decoder addresses the differential current switches each time the DAC is updated and a corresponding output current is formed by steering all currents to either output summing node, IOUT1 or IOUT2. The complementary outputs deliver a differential output signal, which improves the dynamic performance through reduction of even-order harmonics, common-mode signals (noise), and double the peak-to-peak output signal swing by a factor of two, as compared to single-ended operation.

The segmented architecture results in a significant reduction of the glitch energy and improves the dynamic performance (SFDR) and DNL. The current outputs maintain a very high output impedance of greater than 300 k Ω .

When pin 42 (GSET) is high (simultaneous gain set mode), the full-scale output current for both DACs is determined by the ratio of the internal reference voltage (1.2 V) and an external resistor (R_{SET}) connected to BIASJ_A. When GSET is low (independent gain set mode), the full-scale output current for each DAC is determined by the ratio of the internal reference voltage (1.2 V) and separate external resistors (R_{SET}) connected to BIASJ_A and BIASJ_B. The resulting I_{REF} is internally multiplied by a factor of 32 to produce an effective DAC output current that can range from 2 mA to 20 mA, depending on the value of R_{SET} .

The DAC5672 is split into a digital and an analog portion, each of which is powered through its own supply pin. The digital section includes edge-triggered input latches and the decoder logic, while the analog section comprises both the current source array with its associated switches, and the reference circuitry.

DAC Transfer Function

Each of the DACs in the DAC5672 has a set of complementary current outputs, IOUT1 and IOUT2. The full-scale output current, I_{OUTFS} , is the summation of the two complementary output currents:

$$I_{OUTFS} = I_{OUT1} + I_{OUT2} \quad (1)$$

The individual output currents depend on the DAC code and can be expressed as:

$$I_{OUT1} = I_{OUTFS} \times \left(\frac{\text{Code}}{16384} \right) \quad (2)$$

$$I_{OUT2} = I_{OUTFS} \times \left(16383 - \frac{\text{Code}}{16384} \right) \quad (3)$$

where Code is the decimal representation of the DAC data input word. Additionally, I_{OUTFS} is a function of the reference current I_{REF} , which is determined by the reference voltage and the external setting resistor (R_{SET}).

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}} \quad (4)$$

In most cases, the complementary outputs drive resistive loads or a terminated transformer. A signal voltage develops at each output according to:

$$V_{OUT1} = I_{OUT1} \times R_{LOAD} \quad (5)$$

$$V_{OUT2} = I_{OUT2} \times R_{LOAD} \quad (6)$$

The value of the load resistance is limited by the output compliance specification of the DAC5672. To maintain specified linearity performance, the voltage for IOUT1 and IOUT2 must not exceed the maximum allowable compliance range.

The total differential output voltage is:

$$V_{\text{OUTDIFF}} = V_{\text{OUT1}} - V_{\text{OUT2}} \quad (7)$$

$$V_{\text{OUTDIFF}} = \frac{(2 \times \text{Code} - 16383)}{16384} \times I_{\text{OUTFS}} \times R_{\text{LOAD}} \quad (8)$$

Analog Outputs

The DAC5672 provides two complementary current outputs, IOUT1 and IOUT2. The simplified circuit of the analog output stage representing the differential topology is shown in Figure 21. The output impedance of IOUT1 and IOUT2 results from the parallel combination of the differential switches, along with the current sources and associated parasitic capacitances.




Figure 21. Analog Outputs

The signal voltage swing that may develop at the two outputs, IOUT1 and IOUT2, is limited by a negative and positive compliance. The negative limit of -1 V is given by the breakdown voltage of the CMOS process and exceeding it compromises the reliability of the DAC5672 (or even causes permanent damage). With the full-scale output set to 20 mA, the positive compliance equals 1.2 V. Note that the compliance range decreases to about 1 V for a selected output current of $I_{\text{OUTFS}} = 2$ mA. Care must be taken that the configuration of DAC5672 does not exceed the compliance range to avoid degradation of the distortion performance and integral linearity.

Best distortion performance is typically achieved with the maximum full-scale output signal limited to approximately $0.5 V_{\text{PP}}$. This is the case for a $50\text{-}\Omega$ doubly-terminated load and a 20-mA full-scale output current. A variety of loads can be adapted to the output of the DAC5672 by selecting a suitable transformer while maintaining optimum voltage levels at IOUT1 and IOUT2. Furthermore, using the differential output configuration in combination with a transformer is instrumental for achieving excellent distortion performance. Common-mode errors, such as even-order harmonics or noise, can be substantially reduced. This is particularly the case with high output frequencies.

For those applications requiring the optimum distortion and noise performance, it is recommended to select a full-scale output of 20 mA. A lower full-scale range of 2 mA may be considered for applications that require low power consumption, but can tolerate a slight reduction in performance level.

Output Configurations

The current outputs of the DAC5672 allow for a variety of configurations. As mentioned previously, utilizing the converter's differential outputs yield the best dynamic performance. Such a differential output circuit may consist of an RF transformer or a differential amplifier configuration. The transformer configuration is ideal for most applications with ac coupling, while op amps are suitable for a dc-coupled configuration.

The single-ended configuration may be considered for applications requiring a unipolar output voltage. Connecting a resistor from either one of the outputs to ground converts the output current into a ground-referenced voltage signal. To improve on the dc linearity by maintaining a virtual ground, an I-to-V or op-amp configuration may be considered.

Differential With Transformer

Using an RF transformer provides a convenient way of converting the differential output signal into a single-ended signal while achieving excellent dynamic performance. The appropriate transformer must be carefully selected based on the output frequency spectrum and impedance requirements.

The differential transformer configuration has the benefit of significantly reducing common-mode signals, thus improving the dynamic performance over a wide range of frequencies. Furthermore, by selecting a suitable impedance ratio (winding ratio) the transformer can provide optimum impedance matching while controlling the compliance voltage for the converter outputs.

Figure 22 and Figure 23 show 50- Ω doubly-terminated transformer configurations with 1:1 and 4:1 impedance ratios, respectively. Note that the center tap of the primary input of the transformer has to be grounded to enable a dc-current flow. Applying a 20-mA full-scale output current would lead to a 0.5- V_{PP} output for a 1:1 transformer and a 1- V_{PP} output for a 4:1 transformer. In general, the 1:1 transformer configuration will have slightly better output distortion, but the 4:1 transformer will have 6 dB higher output power.




Figure 22. Driving a Doubly-Terminated 50- Ω Cable Using a 1:1 Impedance Ratio Transformer




Figure 23. Driving a Doubly-Terminated 50- Ω Cable Using a 4:1 Impedance Ratio Transformer

Single-Ended Configuration

Figure 24 shows the single-ended output configuration, where the output current I_{OUT1} flows into an equivalent load resistance of $25\ \Omega$. Node IOUT2 must be connected to AGND or terminated with a resistor of $25\ \Omega$ to AGND. The nominal resistor load of $25\ \Omega$ gives a differential output swing of $1\ V_{PP}$ when applying a 20-mA full-scale output current.




Figure 24. Driving a Doubly-Terminated 50- Ω Cable Using a Single-Ended Output

Reference Operation

Internal Reference

The DAC5672 has an on-chip reference circuit which comprises a 1.2-V bandgap reference and two control amplifiers, one for each DAC. The full-scale output current, I_{OUTFS} , of the DAC5672 is determined by the reference voltage, V_{REF} , and the value of resistor R_{SET} . I_{OUTFS} can be calculated by:

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}} \quad (9)$$

The reference control amplifier operates as a V-to-I converter producing a reference current, I_{REF} , which is determined by the ratio of V_{REF} and R_{SET} (see Equation 9). The full-scale output current, I_{OUTFS} , results from multiplying I_{REF} by a fixed factor of 32.

Using the internal reference, a 2-k Ω resistor value results in a full-scale output of approximately 20 mA. Resistors with a tolerance of 1% or better should be considered. Selecting higher values, the output current can be adjusted from 20 mA down to 2 mA. Operating the DAC5672 at lower than 20-mA output currents may be desirable for reasons of reducing the total power consumption, improving the distortion performance, or observing the output compliance voltage limitations for a given load condition.

It is recommended to bypass the EXTIO pin with a ceramic chip capacitor of 0.1 μ F or more. The control amplifier is internally compensated and its small signal bandwidth is approximately 300 kHz.

External Reference

The internal reference can be disabled by simply applying an external reference voltage into the EXTIO pin, which in this case functions as an input. The use of an external reference may be considered for applications that require higher accuracy and drift performance or to add the ability of dynamic gain control.

While a 0.1- μ F capacitor is recommended to be used with the internal reference, it is optional for the external reference operation. The reference input, EXTIO, has a high input impedance (1 M Ω) and can easily be driven by various sources. Note that the voltage range of the external reference must stay within the compliance range of the reference input.

Gain Setting Option

The full-scale output current on the DAC5672 can be set two ways: either for each of the two DAC channels independently or for both channels simultaneously. For the independent gain set mode, the GSET pin (pin 42) must be low (that is, connected to AGND). In this mode, two external resistors are required — one R_{SET} connected to the BIASJ_A pin (pin 44) and the other to the BIASJ_B pin (pin 41). In this configuration, the user has the flexibility to set and adjust the full-scale output current for each DAC independently, allowing for the compensation of possible gain mismatches elsewhere within the transmit signal path.

Alternatively, bringing the GSET pin high (that is, connected to AVDD), the DAC5672 switches into the simultaneous gain set mode. Now the full-scale output current of both DAC channels is determined by only one external R_{SET} resistor connected to the BIASJ_A pin. The resistor at the BIASJ_B pin may be removed; however, this is not required since this pin is not functional in this mode and the resistor has no effect on the gain equation.

Sleep Mode

The DAC5672 features a power-down function which can reduce the total supply current to approximately 3.1 mA over the specified supply range if no clock is present. Applying a logic high to the SLEEP pin initiates the power-down mode, while a logic low enables normal operation. When left unconnected, an internal active pulldown circuit enables the normal operation of the converter.

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| DAC5672IPFB | ACTIVE | TQFP | PFB | 48 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| DAC5672IPFBR | ACTIVE | TQFP | PFB | 48 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| DAC5672IPFBRG4 | ACTIVE | TQFP | PFB | 48 | 1000 | None | Call TI | Call TI |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - May not be currently available - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PFB (S-PQFP-G48)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-026

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|--------------------------------------------------------------------|---------------------|--------------------------------------------------------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265