

INA110

Fast-Settling FET-Input INSTRUMENTATION AMPLIFIER

FEATURES

- LOW BIAS CURRENT: 50pA max
- FAST SETTLING: 4 μ s to 0.01%
- HIGH CMR: 106dB min; 90dB at 10kHz
- INTERNAL GAINS: 1, 10, 100, 200, 500
- VERY LOW GAIN DRIFT: 10 to 50ppm/ $^{\circ}$ C
- LOW OFFSET DRIFT: 2 μ V/ $^{\circ}$ C
- LOW COST
- PINOUT SIMILAR TO AD524 AND AD624

APPLICATIONS


- MULTIPLEXED INPUT DATA ACQUISITION SYSTEM
- FAST DIFFERENTIAL PULSE AMPLIFIER
- HIGH SPEED GAIN BLOCK
- AMPLIFICATION OF HIGH IMPEDANCE SOURCES

DESCRIPTION

The INA110 is a versatile monolithic FET-input instrumentation amplifier. Its current-feedback circuit topology and laser trimmed input stage provide excellent dynamic performance and accuracy. The INA110 settles in 4 μ s to 0.01%, making it ideal for high speed or multiplexed-input data acquisition systems.

Internal gain-set resistors are provided for gains of 1, 10, 100, 200, and 500V/V. Inputs are protected for differential and common-mode voltages up to $\pm V_{CC}$. Its very high input impedance and low input bias current make the INA110 ideal for applications requiring input filters or input protection circuitry.

The INA110 is available in 16-pin plastic and ceramic DIPs, and in the SOL-16 surface-mount package. Military, industrial and commercial temperature range grades are available.



NOTE: (1) Connect to R_G for desired gain.

SPECIFICATIONS

ELECTRICAL

At +25°C, $\pm V_{CC} = 15VDC$, and $R_L = 2k\Omega$, unless otherwise specified.

PARAMETER	CONDITIONS	INA110AG			INA110BG, SG			INA110KP, KU			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
GAIN Range of Gain Gain Equation ⁽¹⁾ Gain Error, DC: $G = 1$ $G = 10$ $G = 100$ $G = 200$ $G = 500$ Gain Temp. Coefficient: $G = 1$ $G = 10$ $G = 100$ $G = 200$ $G = 500$ Nonlinearity, DC: $G = 1$ $G = 10$ $G = 100$ $G = 200$ $G = 500$		1	*	800	*	$G = 1 + [40k/(R_G + 50\Omega)]$	*	*	*	*	V/V V/V % % % % % ppm/°C ppm/°C ppm/°C ppm/°C ppm/°C % of FS % of FS % of FS % of FS % of FS
OUTPUT Voltage, $R_L = 2k\Omega$ Current Short-Circuit Current Capacitive Load	Over Temperature Over Temperature Stability	± 10 ± 5	± 12.7 ± 25 ± 25 5000		*	*		*	*		V mA mA pF
INPUT OFFSET VOLTAGE⁽²⁾ Initial Offset: G, P U vs Temperature vs Supply	 $V_{CC} = \pm 6V$ to $\pm 18V$		$\pm(100 + 1000/G)$ $\pm(2 + 20/G)$ $\pm(4 + 60/G)$	$\pm(500 + 5000/G)$ $\pm(5 + 100/G)$ $\pm(30 + 300/G)$		$\pm(50 + 600/G)$ $\pm(1 + 10/G)$ $\pm(2 + 30/G)$	$\pm(250 + 3000/G)$ $\pm(2 + 50/G)$ $\pm(10 + 180/G)$		*	*	μV μV $\mu V/^\circ C$ $\mu V/V$
BIAS CURRENT Initial Bias Current Initial Offset Current Impedance: Differential Common-Mode	Each Input		20 2 $5 \times 10^{12} 6$ $2 \times 10^{12} 1$	100 50		10 1 * *	50 25		*	*	pA pA ΩpF ΩpF
VOLTAGE RANGE Range, Linear Response CMR with $1k\Omega$ Source Imbalance: $G = 1$ $G = 10$ $G = 100$ $G = 200$ $G = 500$	V_{IN} Diff. = $0V^{(3)}$ DC DC DC DC DC	± 10 70 87 100 100 100	± 12 90 104 110 110 110			80 96 106 106 106	100 112 116 116 116		*	*	V dB dB dB dB dB
INPUT NOISE⁽⁴⁾ Voltage, $f_O = 10kHz$ $f_B = 0.1Hz$ to $10Hz$ Current, $f_O = 10kHz$			10 1 1.8			*	*		*	*	$nV/\sqrt{Hz}$ $\mu Vp-p$ $fA/\sqrt{Hz}$
OUTPUT NOISE⁽⁴⁾ Voltage, $f_O = 10kHz$ $f_B = 0.1Hz$ to $10Hz$			65 8			*	*		*	*	$nV/\sqrt{Hz}$ $\mu Vp-p$
DYNAMIC RESPONSE Small Signal: $G = 1$ $G = 10$ $G = 100$ $G = 200$ $G = 500$ Full Power Slew Rate Settling Time: 0.1%, $G = 1$ $G = 10$ $G = 100$ $G = 200$ $G = 500$	 $V_{OUT} = \pm 10V$, $G = 2$ to 100 $G = 2$ to 100 $V_O = 20V$ Step	 190 12	2.5 2.5 470 240 100 270 17 4 2 3 5 11			*	*		*	*	MHz MHz kHz kHz kHz kHz V/ μs μs μs μs μs μs

SPECIFICATIONS (CONT)

ELECTRICAL


At +25°C, $\pm V_{CC}$ 15VDC, and $R_L = 2K\Omega$, unless otherwise specified.

PARAMETER	CONDITIONS	INA110AG			INA110BG, SG			INA110KP, KU			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
DYNAMIC RESPONSE (CONT) Settling Time: 0.01%, $G = 1$ $G = 10$ $G = 100$ $G = 200$ $G = 500$ Recovery ⁽⁵⁾	$V_O = 20V$ Step		5	12.5		*	*		*		μs
			3	7.5		*	*		*		μs
			4	7.5		*	*		*		μs
			7	12.5		*	*		*		μs
			16	25		*	*		*		μs
	50% Overdrive		1			*			*		μs
POWER SUPPLY Rated Voltage Voltage Range Quiescent Current	$V_O = 0V$	± 6	± 15	± 18	*	*	*	*	*	*	V V mA
			± 3	± 4.5		*	*		*	*	
TEMPERATURE RANGE Specification: A, B, K S Operation Storage θ_{JA}		-25		+85	*		*	0		+70	°C
					-55		+125				°C
		-55		+125	*		*	-25		+85	°C
		-65		+150	*		*	-40		+85	°C
			100			*			*		°C/W

* Same as INA110AG.

NOTES: (1) Gains other than 1, 10, 100, 200, and 500 can be set by adding an external resistor, R_G , between pin 3 and pins 11, 12 and 16. Gain accuracy is a function of R_G and the internal resistors which have a $\pm 20\%$ tolerance with 20ppm/°C drift. (2) Adjustable to zero. (3) For differential input voltage other than zero, see Typical Performance Curves. (4) $V_{NOISE RTI} = \sqrt{V_{N^2 INPUT} + (V_{N OUTPUT}/Gain)^2}$. (5) Time required for output to return from saturation to linear operation following the removal of an input overdrive voltage.

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Supply Voltage	$\pm 18V$
Input Voltage Range	$\pm V_{CC}$
Operating Temperature Range: G	-55°C to +125°C
P, U	-25°C to +85°C
Storage Temperature Range: G	-65°C to +150°C
P, U	-40°C to +85°C
Lead Temperature (soldering, 10s): G, P	+300°C
(soldering, 3s): U	+260°C
Output Short Circuit Duration	Continuous to Common

PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
INA110AG	16-Pin Ceramic DIP	109
INA110BG	16-Pin Ceramic DIP	109
INA110SG	16-Pin Ceramic DIP	109
INA110KP	16-Pin Plastic DIP	180
INA110KU	SOL-16 SOIC	211


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE
INA110AG	16-Pin Ceramic DIP	-25°C to +85°C
INA110BG	16-Pin Ceramic DIP	-25°C to +85°C
INA110SG	16-Pin Ceramic DIP	-55°C to +125°C
INA110KP	16-Pin Plastic DIP	0°C to +70°C
INA110KU	SOL-16 SOIC	0°C to +70°C

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

DICE INFORMATION



INA110 DIE TOPOGRAPHY

PAD	FUNCTION
1	-In
2	+In
3A,3B	R_G (connect both)
4	Input Offset Adjust
5	Input Offset Adjust
6	Reference
7	$-V_{CC}$
8	$+V_{CC}$
9	Output
10	Output Sense
11	x500
12	x100
13	x10
14	Output Offset Adjust
15	Output Offset Adjust
16	x200

Pads 3A and 3B must be connected.





Substrate Bias: Internally connected to $-V_{CC}$ power supply.

MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS
Die Size	139 x 89 ± 5	3.53 x 2.26 ± 0.13
Die Thickness	20 ± 3	0.51 ± 0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Backing	Gold	







TYPICAL PERFORMANCE CURVES

At $T_A = +25^\circ\text{C}$, and $\pm V_{CC} = 15\text{VDC}$, unless otherwise noted.








TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^{\circ}\text{C}$, $\pm V_{CC} = 15\text{VDC}$, unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $\pm V_{CC} = 15\text{VDC}$, unless otherwise noted.



DISCUSSION OF PERFORMANCE

A simplified diagram of the INA110 is shown on the first page. The design consists of the classical three operational amplifier configuration using current-feedback type op amps with precision FET buffers on the input. The result is an instrumentation amplifier with premium performance not normally found in integrated circuits.

The input section (A_1 and A_2) incorporates high performance, low bias current, and low drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide high input impedance ($10^{12}\Omega$). Laser-trimming is used to achieve low offset voltage. Input cascoding assures low bias current and high CMR. Thin-film resistors on the integrated circuit provide excellent gain accuracy and temperature stability.

The output section (A_3) is connected in a unity-gain difference amplifier configuration. Precision matching of the four $10k\Omega$ resistors, especially over temperature and time, assures high common-mode rejection.

BASIC POWER SUPPLY AND SIGNAL CONNECTIONS

Figure 1 shows the proper connections for power supply and signal. Supplies should be decoupled with $1\mu F$ tantalum capacitors as close to the amplifier as possible. To avoid gain and CMR errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance. Resistance in series with the reference (pin 6) will degrade CMR. To maintain stability, avoid capacitance from the output to the gain set, offset adjust, and input pins.




FIGURE 1. Basic Circuit Connection.

OFFSET ADJUSTMENT

Figure 2 shows the offset adjustment circuit for the INA110. Both the offset of the input stage and output stage can be adjusted separately. Notice that the offset referred to the

INA110's input (RTI) is the offset of the input stage plus the offset of the output stage divided by the gain of the input stage. This allows specification of offset independent of gain.




FIGURE 2. Offset Adjustment Circuit.

For systems using computer autozeroing techniques, neither offset nor offset drift are of concern. In many other applications, the factory-trimmed offset gives excellent results. When greater accuracy is desired, one adjustment is usually sufficient. In high gains (>100) adjust only the input offset, and in low gains the output offset. For higher precision in all gains, both can be adjusted by first selecting high gain and adjusting input offset and then low gain and adjusting output offset. The offset adjustment will, however, add to the drift by approximately $0.33\mu V/^\circ C$ per $100\mu V$ of input offset voltage that is adjusted. Therefore, care should be taken when considering use of adjustment.

Output offsetting can be accomplished as shown in Figure 3 by applying a voltage to the reference (pin 6) through a buffer. This limits the resistance in series with pin 6 to minimize CMR error. Be certain to keep this resistance low. Note that the offset error can be adjusted at this reference point with no appreciable degradation in offset drift.




FIGURE 3. Output Offsetting.

GAIN SELECTION

Gain selection is accomplished by connecting the appropriate pins together on the INA110. Table I shows possible gains from the internal resistors. Keep the connections as short as possible to maintain accuracy.

GAIN	CONNECT PIN 3 TO PIN	GAIN ACCURACY (%)	GAIN DRIFT (ppm/°C)
The following gains have guaranteed accuracy:			
1	none	0.02	10
10	13	0.05	10
100	12	0.1	20
200	16	0.2	30
500	11	0.5	50
The following gains have typical accuracy as shown:			
300	12, 16	0.25	10
600	11, 12	0.25	40
700	11, 16	2	40
800	11, 12, 16	2	80

TABLE I. Internal Gain Connections.

Gains other than 1, 10, 100, 200, and 500 can be set by adding an external resistor, R_G , between pin 3 and pins 12, 16, and 11. Gain accuracy is a function of R_G and the internal resistors which have a $\pm 20\%$ tolerance with 20ppm/°C drift. The equation for choosing R_G is shown below.

$$R_G = \frac{40k}{G - 1} - 50\Omega$$

Gain can also be changed in the output stage by adding resistance to the feedback loop shown in Figure 4. This is useful for increasing the total gain or reducing the input stage gain to prevent saturation of input amplifiers.

The output gain can be changed as shown in Table II. Matching of R_1 and R_3 is required to maintain high CMR. R_2 sets the gain with no effect on CMR.

OUTPUT STAGE GAIN	R_1 AND R_3	R_2
2	1.2k Ω	2.74k Ω
5	1k Ω	511 Ω
10	1.5k Ω	340 Ω

TABLE II. Output Stage Gain Control.

COMMON-MODE INPUT RANGE

It is important not to exceed the input amplifiers' dynamic range (see Typical Performance Curves). The differential input signal and its associated common-mode voltage should not cause the output of A_1 and A_2 (input amplifiers) to exceed approximately $\pm 10V$ with $\pm 15V$ supplies or nonlinear operation will result. Such large common-mode voltages, when the INA110 is in high gain, can cause saturation of the input stage even though the differential input is very small. This can be avoided by reducing the input stage gain and increasing the output stage gain with an H pad attenuator (see Figure 4).

OUTPUT SENSE

An output sense has been provided to allow greater accuracy in connecting the load. By attaching this feedback point to the load at the load site, IR drops due to load currents that

are eliminated since they are inside the feedback loop. Proper connection is shown in Figure 1. When more current is to be supplied, a power booster can be placed within the feedback loop as shown in Figure 5. Buffer errors are minimized by the loop gain of the output amplifier.




FIGURE 4. Gain Adjustment of Output Stage Using H Pad Attenuator.




FIGURE 5. Current Boosting the Output.

LOW BIAS CURRENT OF FET INPUT ELIMINATES DC ERRORS

Because the INA110 has FET inputs, bias currents drawn through input source resistors have a negligible effect on DC accuracy. The picoamp levels produce no more than microvolts through megohm sources. Thus, input filtering and input series protection are readily achievable.

A return path for the input bias currents must always be provided to prevent charging of stray capacitance. Otherwise, the output can wander and saturate. A 1M Ω to 10M Ω resistor from the input to common will return floating sources such as transformers, thermocouples, and AC-coupled inputs (see Applications section).

DYNAMIC PERFORMANCE

The INA110 is a fast-settling FET input instrumentation amplifier. Therefore, careful attention to minimize stray capacitance is necessary to achieve specified performance. High source resistance will interact with input capacitance to reduce the overall bandwidth. Also, to maintain stability, avoid capacitance from the output to the gain set, offset adjust, and input pins.

Applications with balanced-source impedance will provide the best performance. In some applications, mismatched source impedances may be required. If the impedance in the

negative input exceeds that in the positive input, stray capacitance from the output will create a net negative feedback and improve the circuit stability. If the impedance in the positive input is greater, the feedback due to stray capacitance will be positive and instability may result. The degree of positive feedback depends upon source impedance imbalance, operating gain, and board layout. The addition of a small bypass capacitor of 5pF to 50pF directly between the inputs of the IA will generally eliminate any positive feedback. CMR errors due to the input impedance mismatch will also be reduced by the capacitor.

The INA110 is designed for fast settling with easy gain selection. It has especially excellent settling in high gain. It can also be used in fast-settling unity-gain applications. As with all such amplifiers, the INA110 does exhibit significant gain peaking when set to a gain of 1. It is, however, unconditionally stable. The gain peaking can be cancelled by band-limiting the negative input to 400kHz with a simple external RC circuit for applications requiring flat response. CMR is not affected by the addition of the 400kHz RC in a gain of 1.

Another distinct advantage of the INA110 is the high frequency CMR response. High frequency noise and sharp common-mode transients will be rejected. To preserve AC CMR, be sure to minimize stray capacitance on the input lines. Matching the RCs in the two inputs will help to maintain high AC CMR.

APPLICATIONS

In addition to general purpose uses, the INA110 is designed to accurately handle two important and demanding applications: (1) inputs with high source impedances such as capacitance/crystal/photodetector sensors and low-pass filters and series-input protection devices, and (2) rapid-scanning data acquisition systems requiring fast settling time. Because the user has access to the output sense, current sources can also be constructed using a minimum of external components. Figures 6 through 19 show application circuits.




FIGURE 6. Transformer-Coupled Amplifier.




FIGURE 7. Floating Source Instrumentation Amplifier.




FIGURE 8. Instrumentation Amplifier with Shield Driver.




FIGURE 9. Bridge Amplifier with 1Hz Low-Pass Input Filter.




FIGURE 10. AC-Coupled Differential Amplifier for Frequencies Greater Than 0.016Hz.




FIGURE 12. Rapid-Scanning-Rate Data Acquisition Channel with 5μs Settling to 0.01%.




FIGURE 11. Programmable-Gain Instrumentation Amplifier (Precision Noninverting or Inverting Buffer with Gain).




FIGURE 13. 60Hz Input Notch Filter.




FIGURE 14. Input-Protected Instrumentation Amplifier.




FIGURE 15. High Common-Mode Voltage Differential Amplifier.




FIGURE 16. Digitally-Controlled Fast-Settling Programmable Gain Instrumentation Amplifier.




FIGURE 17. Differential Input FET Buffered Current Source.




FIGURE 18. Differential Input/Differential Output Amplifier.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.