

#### SNOS724D - AUGUST 2000 - REVISED MARCH 2013

# LMC6492 Dual/LMC6494 Quad CMOS Rail-to-Rail Input and Output Operational Amplifier

Check for Samples: LMC6492, LMC6494

## **FEATURES**


(Typical Unless Otherwise Noted)

- Rail-to-Rail Input Common-Mode Voltage Range, Ensured Over Temperature
- Rail-to-Rail Output Swing within 20 mV of Supply Rail, 100 kΩ Load
- Operates from 5V to 15V Supply
- Excellent CMRR and PSRR 82 dB
- Ultra Low Input Current 150 fA
- High Voltage Gain ( $R_L = 100 \text{ k}\Omega$ ) 120 dB
- Low Supply Current (@ V<sub>S</sub> = 5V) 500 μA/Amplifier
- Low Offset Voltage Drift 1.0 µV/°C

## **APPLICATIONS**

- Automotive Transducer Amplifier
- Pressure Sensor
- Oxygen Sensor
- Temperature Sensor
- Speed Sensor

## **Connection Diagram**



#### Figure 1. 8-Pin PDIP/SOIC - Top View

## DESCRIPTION

The LMC6492/LMC6494 amplifiers were specifically developed for single supply applications that operate from  $-40^{\circ}$ C to  $+125^{\circ}$ C. This feature is well-suited for automotive systems because of the wide temperature range. A unique design topology enables the LMC6492/LMC6494 common-mode voltage range to accommodate input signals beyond the rails. This eliminates non-linear output errors due to input signals exceeding a traditionally limited common-mode voltage range. The LMC6492/LMC6494 signal range has a high CMRR of 82 dB for excellent accuracy in non-inverting circuit configurations.

The LMC6492/LMC6494 rail-to-rail input is complemented by rail-to-rail output swing. This assures maximum dynamic signal range which is particularly important in 5V systems.

Ultra-low input current of 150 fA and 120 dB open loop gain provide high accuracy and direct interfacing with high impedance sources.




Figure 2. 14-Pin PDIP/SOIC - Top View

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

## LMC6492, LMC6494

#### SNOS724D-AUGUST 2000-REVISED MARCH 2013

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## Absolute Maximum Ratings<sup>(1)(2)</sup>

U U	
ESD Tolerance <sup>(3)</sup>	2000V
Differential Input Voltage	±Supply Voltage
Voltage at Input/Output Pin	(V <sup>+</sup> ) + 0.3V, (V <sup>−</sup> ) − 0.3V
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	16V
Current at Input Pin	±5 mA
Current at Output Pin <sup>(4)</sup>	±30 mA
Current at Power Supply Pin	40 mA
Lead Temp. (Soldering, 10 sec.)	260°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature <sup>(5)</sup>	150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.

(3) Human body model, 1.5 k $\Omega$  in series with 100 pF.

(4) Applies to both single-supply and split-supply operation. Continuous short operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

(5) The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

## **Operating Conditions**<sup>(1)</sup>

Supply Voltage		2.5V ≤ V <sup>+</sup> ≤ 15.5V
Junction Temperature Range	LMC6492AE, LMC6492BE	−40°C ≤ T <sub>J</sub> ≤ +125°C
	LMC6494AE, LMC6494BE	$-40^{\circ}C \le T_{J} \le +125^{\circ}C$
Thermal Resistance ( $\theta_{JA}$ )	P Package, 8-Pin PDIP	108°C/W
	D Package, 8-Pin SOIC	171°C/W
	P Package, 14-Pin PDIP	78°C/W
	D Package, 14-Pin SOIC	118°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

## **DC Electrical Characteristics**

Unless otherwise specified, all limits specified for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 \text{ M}\Omega$ . **Boldface** limits apply at the temperature extremes

				LMC6492AE	LMC6492BE	
Symbol	Parameter	Conditions	Тур <sup>(1)</sup>	LMC6494AE	LMC6494BE	Units
				Limit <sup>(2)</sup>	Limit <sup>(2)</sup>	
V <sub>OS</sub>	Input Offset Voltage		0.11	3.0	6.0	mV
				3.8	6.8	max
TCV <sub>OS</sub>	Input Offset Voltage		1.0			µV/°C
	Average Drift					
IB	Input Bias Current	See <sup>(3)</sup>	0.15	200	200	pA max
I <sub>OS</sub>	Input Offset Current	See <sup>(3)</sup>	0.075	100	100	pA max
R <sub>IN</sub>	Input Resistance		>10			Tera Ω

(1) Typical Values represent the most likely parametric norm.

(2) All limits are specified by testing or statistical analysis.

(3) Specified limits are dictated by tester limits and not device performance. Actual performance is reflected in the typical value.

2 Submit Documentation Feedback



#### www.ti.com

### **DC Electrical Characteristics (continued)**

Unless otherwise specified, all limits specified for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 \text{ M}\Omega$ . Boldface limits apply at the temperature extremes

Symbol	Parameter	Conditions		Тур <sup>(1)</sup>	LMC6492AE LMC6494AE Limit <sup>(2)</sup>	LMC6492BE LMC6494BE Limit <sup>(2)</sup>	Units
C <sub>IN</sub>	Common-Mode Input Capacitance			3			pF
CMRR	Common-Mode Rejection Ratio	$0V \le V_{CM} \le 15V$ $V^+ = 15V$		82	65 <b>60</b>	63 <b>58</b>	dB min
	.,	$0V \le V_{CM} \le 5V$		82	65 <b>60</b>	63 58	
+PSRR	Positive Power Supply	$5V \le V^+ \le 15V$ ,		82	65	63	dB
	Rejection Ratio	$V_0 = 2.5V$			60	58	min
-PSRR	Negative Power Supply Rejection Ratio	$0V \le V^- \le -10V,$ $V_0 = 2.5V$		82	65 <b>60</b>	63 <b>58</b>	dB min
V <sub>CM</sub>	Input Common-Mode	$V_0^+ = 5V$ and 15V		V <sup>-</sup> -0.3	-0.25	-0.25	V
Civi	Voltage Range	For CMRR ≥ 50 dB			0	0	max
				V <sup>+</sup> + 0.3	V <sup>+</sup> + 0.25 <b>V</b> <sup>+</sup>	V <sup>+</sup> + 0.25 V <sup>+</sup>	V
•		D 210.(4)	Coursing	200	v	v	min
A <sub>V</sub>	Large Signal Voltage Gain	$R_{L} = 2 k\Omega:^{(4)}$	Sourcing Sinking	300 40			V/mV min
Vo	Output Swing	V <sup>+</sup> = 5V	Siriking	4.9	4.8	4.8	V
vo	Output Swilly	V = 3V R <sub>L</sub> = 2 k $\Omega$ to V <sup>+</sup> /2		4.9	4.0 <b>4.7</b>	4.0 <b>4.7</b>	min
		$R_{L} = 2 R_{12} 10 V / 2$		0.1	0.18	<b>4.7</b> 0.18	V
				0.1	0.10	0.10 0.24	max
		V <sup>+</sup> = 5V	= 5V 4.7			4.5	V
		$R_{L} = 600\Omega$ to V <sup>+</sup> /2			4.5 <b>4.24</b>	4.24	min
				0.3	0.5	0.5	V
					0.65	0.65	max
		V <sup>+</sup> = 15V		14.7	14.4	14.4	V
		$R_L = 2 k\Omega$ to V <sup>+</sup> /2			14.0	14.0	min
		_		0.16	0.35	0.35	V
					0.5	0.5	max
		V <sup>+</sup> = 15V		14.1	13.4	13.4	V
		$R_L = 600\Omega$ to V <sup>+</sup> /2			13.0	13.0	min
				0.5	1.0	1.0	V
					1.5	1.5	max
I <sub>SC</sub>	Output Short Circuit Current	Sourcing, $V_0 = 0V$		25	16	16	
					10	10	
	V <sup>+</sup> = 5V	Sinking, $V_0 = 5V$		22	11	11	
					8	8	mA
I <sub>SC</sub>	Output Short Circuit Current	Sourcing, $V_O = 0V$		30	28	28	min
		/m*			20	20	
	V <sup>+</sup> = 15V	Sinking, $V_O = 5V^{(5)}$		30	30	30	
					22	22	

(4)  $V^+ = 15V$ ,  $V_{CM} = 7.5V$  and  $R_{L}$  connected to 7.5V. For Sourcing tests,  $7.5V \le V_{O} \le 11.5V$ . For Sinking tests,  $3.5V \le V_{O} \le 7.5V$ . (5) Do not short circuit output to  $V^+$ , when  $V^+$  is greater than 13V or reliability will be adversely affected.



www.ti.com

## **DC Electrical Characteristics (continued)**

Unless otherwise specified, all limits specified for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 \text{ M}\Omega$ . Boldface limits apply at the temperature extremes

Symbol	Parameter	Conditions	Тур <sup>(1)</sup>	LMC6492AE LMC6494AE Limit <sup>(2)</sup>	LMC6492BE LMC6494BE Limit <sup>(2)</sup>	Units
I <sub>S</sub>	Supply Current	LMC6492	1.0	1.75	1.75	mA
		$V^+ = +5V, V_0 = V^+/2$		2.1	2.1	max
		LMC6492	1.3	1.95	1.95	mA
		$V^+ = +15V, V_0 = V^+/2$		2.3	2.3	max
		LMC6494	2.0	3.5	3.5	mA
		$V^+ = +5V, V_0 = V^+/2$		4.2	4.2	max
		LMC6494	2.6	3.9	3.9	mA
		$V^+ = +15V, V_0 = V^+/2$		4.6	4.6	max

## **AC Electrical Characteristics**

Unless otherwise specified, all limits specified for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 \text{ M}\Omega$ . Boldface limits apply at the temperature extremes

Symbol	Parameter	Conditions	Тур <sup>(1)</sup>	LMC6492AE LMC6494AE Limit <sup>(2)</sup>	LMC6492BE LMC6494BE Limit <sup>(2)</sup>	Units
SR	Slew Rate	See <sup>(3)</sup>	1.3	0.7	0.7	Vµs min
				0.5	0.5	
GBW	Gain-Bandwidth Product	V <sup>+</sup> = 15V	1.5			MHz
φ <sub>m</sub>	Phase Margin		50			Deg
G <sub>m</sub>	Gain Margin		15			dB
	Amp-to-Amp Isolation	See <sup>(4)</sup>	150			dB
e <sub>n</sub>	Input-Referred Voltage Noise	F = 1 kHz V <sub>CM</sub> = 1V	37			nV/√HZ
i <sub>n</sub>	Input-Referred Current Noise	F = 1 kHz	0.06			pA/√HZ
T.H.D.	Total Harmonic Distortion	F = 1 kHz, $A_V = -2$ R <sub>L</sub> = 10 kΩ, $V_O = -4.1$ V <sub>PP</sub>	0.01			
		$F = 10 \text{ kHz}, A_V = -2$ $R_L = 10 \text{ k}\Omega, V_O = 8.5 \text{ V}_{PP}$ $V^+ = 10V$	0.01			%

(1) Typical Values represent the most likely parametric norm.

(2) All limits are specified by testing or statistical analysis.


(3)  $V^+ = 15V$ . Connected as voltage follower with 10V step input. Number specified is the slower of the positive and negative slew rates. (4) Input referred,  $V^+ = 15V$  and  $R_L = 100 \text{ k}\Omega$  connected to 7.5V. Each amp excited in turn with 1 kHz to produce  $V_0 = 12 \text{ V}_{PP}$ .




SNOS724D - AUGUST 2000 - REVISED MARCH 2013


## **Typical Performance Characteristics**

 $V_{\text{S}}$  = +15V, Single Supply,  $T_{\text{A}}$  = 25°C unless otherwise specified







Sourcing Current vs Output Voltage



Output Voltage Referenced to  $V_S$  (V) Figure 6.





www.ti.com

**NSTRUMENTS** 

**FEXAS** 

6



## LMC6492, LMC6494

10.0

SNOS724D - AUGUST 2000 - REVISED MARCH 2013

 $= 5 k \Omega$ 

RL  $= 5 k \Omega$ 

10k


٧<sub>S</sub> = 15V


10k

100k

= 5 kΩ R

100k





8





www.ti.com



SNOS724D - AUGUST 2000 - REVISED MARCH 2013







50

40

30

20

10

0

-20

-30

-40

-50

10k

1000

900

800

700

600 500

400

300

200

100

INPUT SIGNAL

SIGNAL

OUTPUT

(1V/DIV)

1ĩ

0

0.1

OUTPUT IMPEDANCE (U)

(dB)


GAIN -10

## SNOS724D-AUGUST 2000-REVISED MARCH 2013

GAL

С

С



www.ti.com

INSTRUMENTS

Texas




SNOS724D - AUGUST 2000 - REVISED MARCH 2013

1 µs

 $1 \,\mu s$ 






TIME (1 $\mu$ s/DIV)

1 µs

Figure 44.

Figure 43.



www.ti.com


1


1




#### www.ti.com

## **Typical Performance Characteristics (continued)**









#### Copyright © 2000-2013, Texas Instruments Incorporated



www.ti.com

## **APPLICATION HINTS**

### INPUT COMMON-MODE VOLTAGE RANGE

Unlike Bi-FET amplifier designs, the LMC6492/4 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage. Figure 55 shows an input voltage exceeding both supplies with no resulting phase inversion on the output.






Figure 55. An Input Voltage Signal Exceeds the LMC6492/4 Power Supply Voltages with No Output Phase Inversion

The absolute maximum input voltage is 300 mV beyond either supply rail at room temperature. Voltages greatly exceeding this absolute maximum rating, as in Figure 56, can cause excessive current to flow in or out of the input pins possibly affecting reliability.







SNOS724D - AUGUST 2000 - REVISED MARCH 2013

Applications that exceed this rating must externally limit the maximum input current to  $\pm 5$  mA with an input resistor (R<sub>1</sub>) as shown in Figure 57.




Figure 57. R<sub>I</sub> Input Current Protection for Voltages Exceeding the Supply Voltages

### **RAIL-TO-RAIL OUTPUT**

The approximate output resistance of the LMC6492/4 is  $110\Omega$  sourcing and  $80\Omega$  sinking at V<sub>s</sub> = 5V. Using the calculated output resistance, maximum output voltage swing can be esitmated as a function of load.

### **COMPENSATING FOR INPUT CAPACITANCE**

It is quite common to use large values of feedback resistance for amplifiers with ultra-low input current, like the LMC6492/4.

Although the LMC6492/4 is highly stable over a wide range of operating conditions, certain precautions must be met to achieve the desired pulse response when a large feedback resistor is used. Large feedback resistors with even small values of input capacitance, due to transducers, photodiodes, and circuit board parasitics, reduce phase margins.

When high input impedances are demanded, guarding of the LMC6492/4 is suggested. Guarding input lines will not only reduce leakage, but lowers stray input capacitance as well. (See Printed-Circuit-Board Layout for High Impedance Work).

The effect of input capacitance can be compensated for by adding a capacitor,  $C_f$ , around the feedback resistors (as in Figure 55) such that:

$$\frac{1}{2\pi R_1 C_{\rm IN}} \ge \frac{1}{2\pi R_2 C_{\rm f}} \tag{1}$$

or

 $R_1 C_{IN} \leq R_2 C_f$ 

(2)

Since it is often difficult to know the exact value of  $C_{IN}$ ,  $C_f$  can be experimentally adjusted so that the desired pulse response is achieved. Refer to the LMC660 and LMC662 for a more detailed discussion on compensating for input capacitance.




Figure 58. Cancelling the Effect of Input Capacitance

## **CAPACITIVE LOAD TOLERANCE**


All rail-to-rail output swing operational amplifiers have voltage gain in the output stage. A compensation capacitor is normally included in this integrator stage. The frequency location of the dominant pole is affected by the resistive load on the amplifier. Capacitive load driving capability can be optimized by using an appropriate resistive load in parallel with the capacitive load (see Typical Curves).

Copyright © 2000–2013, Texas Instruments Incorporated



www.ti.com

Direct capacitive loading will reduce the phase margin of many op-amps. A pole in the feedback loop is created by the combination of the op-amp's output impedance and the capacitive load. This pole induces phase lag at the unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response. With a few external components, op amps can easily indirectly drive capacitive loads, as shown in Figure 59.



#### Figure 59. LMC6492/4 Noninverting Amplifier, Compensated to Handle Capacitive Loads

### PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6492/4, typically 150 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6492/4's inputs and the terminals of components connected to the op-amp's inputs, as in Figure 60. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of  $10^{12}\Omega$ , which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input.

This would cause a 33 times degradation from the LMC6492/4's actual performance. If a guard ring is used and held within 5 mV of the inputs, then the same resistance of  $10^{11}\Omega$  will only cause 0.05 pA of leakage current. See Figure 61 for typical connections of guard rings for standard op-amp configurations.




Figure 60. Examples of Guard Ring in PC Board Layout









Figure 61. Typical Connections of Guard Rings

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 62.




(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board).

Figure 62. Air Wiring




### **Application Circuits**



Where:  $V_0 = V_1 + V_2 - V_3 - V_4$ ( $V_1 + V_2 \ge (V_3 + V_4)$  to keep  $V_0 > 0V_{DC}$ 

## Figure 63. DC Summing Amplifier (V\_{IN} $\geq$ 0V\_{DC} and V\_{O} $\geq$ V\_{DC}



For

 $\frac{\mathsf{R1}}{\mathsf{R2}} = \frac{\mathsf{R4}}{\mathsf{R3}}$ 

(CMRR depends on this resistor ratio match)

$$V_{O} = 1 + \frac{R4}{R3}(V_{2} - V_{1})$$

As shown:  $V_0 = 2(V_2 - V_1)$ 

## Figure 64. High Input Z, DC Differential Amplifier





Figure 65. Photo Voltaic-Cell Amplifier



SNOS724D - AUGUST 2000 - REVISED MARCH 2013



If R1 = R5, R3 = R6, and R4 = R7; then

$$\frac{V_{OUT}}{V_{IN}} = \frac{R2 + 2R1}{R2} \times \frac{R4}{R3}$$

 $\therefore A_V \approx 100$  for circuit shown (R<sub>2</sub> = 9.3k).






Figure 67. Rail-to-Rail Single Supply Low Pass Filter

This low-pass filter circuit can be used as an anti-aliasing filter with the same supply as the A/D converter. Filter designs can also take advantage of the LMC6492/4 ultra-low input current. The ultra-low input current yields negligible offset error even when large value resistors are used. This in turn allows the use of smaller valued capacitors which take less board space and cost less.




Figure 68. Low Voltage Peak Detector with Rail-to-Rail Peak Capture Range

Dielectric absorption and leakage is minimized by using a polystyrene or polypropylene hold capacitor. The droop rate is primarily determined by the value of C<sub>H</sub> and diode leakage current. Select low-leakage current diodes to minimize drooping.

Copyright © 2000-2013, Texas Instruments Incorporated








Figure 69. Pressure Sensor

In a manifold absolute pressure sensor application, a strain gauge is mounted on the intake manifold in the engine unit. Manifold pressure causes the sensing resistors, R1, R2, R3 and R4 to change. The resistors change in a way such that R2 and R4 increase by the same amount R1 and R3 decrease. This causes a differential voltage between the input of the amplifier. The gain of the amplifier is adjusted by R<sub>f</sub>.

## **Spice Macromodel**

 $R_f = Rx$ 

A spice macromodel is available for the LMC6492/4. This model includes accurate simulation of:

- Input common-model voltage range
- Frequency and transient response
- GBW dependence on loading conditions
- Quiescent and dynamic supply current
- Output swing dependence on loading conditions

and many other characteristics as listed on the macromodel disk.

Contact your local Texas Instruments sales office to obtain an operational amplifier spice model library disk.

## **REVISION HISTORY**

Cł	hanges from Revision C (March 2013) to Revision D	Page
•	Changed layout of National Data Sheet to TI format	20

	Texas
· Y	INSTRUMENTS

www.ti.com

D



11-Apr-2013

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LMC6492AEM	ACTIVE	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 125	LMC64 92AEM	Samples
LMC6492AEM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMC64 92AEM	Samples
LMC6492AEMX	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 125	LMC64 92AEM	Samples
LMC6492AEMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMC64 92AEM	Samples
LMC6492BEM	ACTIVE	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 125	LMC64 92BEM	Samples
LMC6492BEM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMC64 92BEM	Samples
LMC6492BEMX	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 125	LMC64 92BEM	Samples
LMC6492BEMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMC64 92BEM	Samples
LMC6494AEM	ACTIVE	SOIC	D	14	55	TBD	Call TI	Call TI	-40 to 125	LMC6494 AEM	Samples
LMC6494AEM/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMC6494 AEM	Samples
LMC6494AEMX	ACTIVE	SOIC	D	14	2500	TBD	Call TI	Call TI	-40 to 125	LMC6494 AEM	Samples
LMC6494AEMX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMC6494 AEM	Samples
LMC6494BEM	ACTIVE	SOIC	D	14	55	TBD	Call TI	Call TI	-40 to 125	LMC6494 BEM	Samples
LMC6494BEM/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMC6494 BEM	Samples
LMC6494BEMX	ACTIVE	SOIC	D	14	2500	TBD	Call TI	Call TI	-40 to 125	LMC6494 BEM	Samples
LMC6494BEMX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMC6494 BEM	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.





11-Apr-2013

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC6492AEMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC6492AEMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC6492BEMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC6492BEMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC6494AEMX	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMC6494AEMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMC6494BEMX	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMC6494BEMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

8-Apr-2013



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC6492AEMX	SOIC	D	8	2500	367.0	367.0	35.0
LMC6492AEMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMC6492BEMX	SOIC	D	8	2500	367.0	367.0	35.0
LMC6492BEMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMC6494AEMX	SOIC	D	14	2500	367.0	367.0	35.0
LMC6494AEMX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMC6494BEMX	SOIC	D	14	2500	367.0	367.0	35.0
LMC6494BEMX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated