SLLS101D - JULY 1985 - REVISED APRIL 2003

- Bidirectional Transceivers
- Meet or Exceed the Requirements of ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capability . . . ±60 mA Max
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operate From Single 5-V Supply

description/ordering information

The SN65176B and SN75176B differential bus transceivers are integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27.

The SN65176B and SN75176B combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$. These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

ORDERING INFORMATION	
----------------------	--

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP (P)	Tube of 50	SN75176BP	SN75176BP
0°C to 70°C		Tube of 75	SN75176BD	75176B
	SOIC (D)	Reel of 2500	SN75176BDR	751706
	SOP (PS)	Reel of 2000	SN75176BPSR	A176B
	PDIP (P)	Tube of 50	SN65176BP	SN65176BP
–40°C to 105°C		Tube of 75	SN65176BD	65176B
	SOIC (D)	Reel of 2500	SN65176BDR	001700

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.



SLLS101D - JULY 1985 - REVISED APRIL 2003

description/ordering information (continued)

The driver is designed for up to 60 mA of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.

The SN65176B and SN75176B can be used in transmission-line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

Function Tables

DRIVER

INPUT	ENABLE	ουτι	PUTS
D	DE	Α	В
Н	Н	Н	L
L	Н	L	Н
Х	L	Z	Z


RECEIVER

DIFFERENTIAL INPUTS A–B	ENABLE RE	OUTPUT R
$V_{ID} \ge 0.2 V$	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
$V_{ID} \leq -0.2 V$	L	L
Х	н	Z
Open	L	?

H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)


logic diagram (positive logic)





SLLS101D - JULY 1985 - REVISED APRIL 2003

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)		7 V
Voltage range at any bus terminal		–10 V to 15 V
Enable input voltage, V ₁		5.5 V
Package thermal impedance, θ_{JA} (see Notes 2 and 3):	D package	97°C/W
	P package	85°C/W
	PS package	95°C/W
Operating virtual junction temperature, T _J		150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10	seconds	260°C
Storage temperature range, T _{stg}		–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

2. Maximum power dissipation is a function of T_J(max), θ_{JA} , and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) – T_A)/ θ_{JA} . Operating at the absolute maximum T_J of 150°C can affect reliability.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SLLS101D - JULY 1985 - REVISED APRIL 2003

recommended operating conditions

			MIN	TYP	MAX	UNIT	
VCC	Supply voltage		4.75	5	5.25	V	
VierVie	V. ar. V Voltage et envirus terminal (constrately or common mode)				12	V	
VI or VIC	Voltage at any bus terminal (separately or common mode)				-7	v	
VIH	High-level input voltage	D, DE, and RE	2			V	
VIL	Low-level input voltage	D, DE, and RE			0.8	V	
VID	VID Differential input voltage (see Note 4)				±12	V	
lou	High-level output current	Driver			-60	mA	
ЮН	ngn-level output current	Receiver			-400	μΑ	
	Low-level output current	Driver			60	mA	
IOL	Low-level output current	Receiver			8		
т.	Operating free-air temperature	SN65176B	-40		105	°C	
ТА	Operating nee-an temperature	SN75176B	0		70	U	

NOTE 4: Differential input/output bus voltage is measured at the noninverting terminal A, with respect to the inverting terminal B.



SLLS101D - JULY 1985 - REVISED APRIL 2003

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS [†]	MIN	TYP‡	MAX	UNIT	
VIK	Input clamp voltage	lı = -18 mA				-1.5	V	
VO	Output voltage	IO = 0		0		6	V	
VOD1	Differential output voltage	I _O = 0		1.5	3.6	6	V	
VOD2	Differential output voltage	R _L = 100 Ω,	See Figure 1	1/2 VOD1 or 2¶			V	
		R _L = 54 Ω,	See Figure 1	1.5	2.5	5		
V _{OD3}	Differential output voltage	See Note 5		1.5		5	V	
Δ V _{OD}	Change in magnitude of differential output voltage§	$R_L = 54 \ \Omega \text{ or } 100 \ \Omega,$	See Figure 1			±0.2	V	
Voc	Common-mode output voltage	$R_L = 54 \ \Omega \text{ or } 100 \ \Omega,$	See Figure 1			+3 –1	V	
∆ Voc	Change in magnitude of common-modeoutput voltage§	R_L = 54 Ω or 100 Ω,	See Figure 1			±0.2	V	
la.	Output current	Output disabled,	V _O = 12 V			1	mA	
10	Output current	See Note 6	$V_{O} = -7 V$			-0.8	mA	
Ι _{ΙΗ}	High-level input current	VI = 2.4 V				20	μΑ	
۱ _{IL}	Low-level input current	VI = 0.4 V				-400	μA	
		$V_{O} = -7 V$				-250		
1	Short circuit output ourront	$V_{O} = 0$				-150	1	
los	Short-circuit output current	$V_{O} = V_{CC}$				250	mA	
		V _O = 12 V				250	50	
	Supply current (total package)	No load	Outputs enabled		42	70	mA	
ICC	Supply current (lotal package)	NU IUau	Outputs disabled		26	35	IIIA	

[†] The power-off measurement in ANSI Standard TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs. [‡] All typical values are at $V_{CC} = 5 V$ and $T_A = 25^{\circ}C$.

§ Δ|V_{OD}| and Δ|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

 \P The minimum V_{OD2} with a 100- Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater.

NOTES: 5. See ANSI Standard TIA/EIA-485-A, Figure 3.5, Test Termination Measurement 2.

6. This applies for both power on and off; refer to ANSI Standard TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.

switching characteristics, V_{CC} = 5 V, R_L = 110 Ω , T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
td(OD)	Differential-output delay time	R _L = 54 Ω,	See Figure 3		15	22	ns
^t t(OD)	Differential-output transition time	R _L = 54 Ω,	See Figure 3		20	30	ns
^t PZH	Output enable time to high level	See Figure 4			85	120	ns
^t PZL	Output enable time to low level	See Figure 5			40	60	ns
^t PHZ	Output disable time from high level	See Figure 4			150	250	ns
^t PLZ	Output disable time from low level	See Figure 5			20	30	ns



SLLS101D - JULY 1985 - REVISED APRIL 2003

	SYMBOL EQUIVALENTS	
DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
Vo	V _{oa,} V _{ob}	V _{oa,} V _{ob}
IVOD1	Vo	Vo
IVOD2I	V _t (R _L = 100 Ω)	V _t (R _L = 54 Ω)
IVOD3I		V _t (test termination measurement 2)
	$ V_t - \overline{V}_t $	$ V_t - \overline{V}_t $
Voc	V _{os}	V _{os}
	V _{OS} – V _{OS}	$ V_{OS} - \overline{V}_{OS} $
IOS	I _{sa} , I _{sb}	
lo	I _{xa} , I _{xb}	l _{ia} , l _{ib}

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP [†]	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	V _O = 2.7 V,	I _O = -0.4 mA			0.2	V
V _{IT-}	Negative-going input threshold voltage	V _O = 0.5 V,	I _O = 8 mA	-0.2‡			V
V _{hys}	Input hysteresis voltage (V _{IT+} – V _{IT} –)				50		mV
VIK	Enable Input clamp voltage	lı = –18 mA				-1.5	V
∨он	High-level output voltage	V _{ID} = 200 mV, See Figure 2	I _{OH} = -400 μA,	2.7			V
VOL	Low-level output voltage	V _{ID} = -200 mV, See Figure 2	I _{OL} = 8 mA,			0.45	V
IOZ	High-impedance-state output current	V_{O} = 0.4 V to 2.4 V				±20	μA
łı	Line input current	Other input = 0 V, See Note 7	$V_{I} = 12 V$ $V_{I} = -7 V$	_		1 -0.8	mA
Чн	High-level enable input current	V _{IH} = 2.7 V				20	μA
IIL	Low-level enable input current	V _{IL} = 0.4 V				-100	μA
rı	Input resistance	V _I = 12 V		12			kΩ
los	Short-circuit output current			-15		-85	mA
		Nalaad	Outputs enabled		42	55	~^^
lcc	Supply current (total package)	No load	Outputs disabled		26	35	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 7: This applies for both power on and power off. Refer to EIA Standard TIA/EIA-485-A for exact conditions.



SLLS101D - JULY 1985 - REVISED APRIL 2003

	5 7 CC 7 E 1 7	A				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output			21	35	
^t PHL	Propagation delay time, high- to low-level output	$V_{ID} = 0$ to 3 V, See Figure 6		23	35	ns
^t PZH	Output enable time to high level	See Figure 7		10	20	
t _{PZL}	Output enable time to low level			12	20	ns
^t PHZ	Output disable time from high level	Soo Eiguro Z		20	35	
^t PLZ	Output disable time from low level	See Figure 7		17	25	ns

switching characteristics, V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

PARAMETER MEASUREMENT INFORMATION





Figure 1. Driver V_{OD} and V_{OC}








Figure 2. Receiver VOH and VOL






B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 8 ns, t_f \leq 8

Figure 3. Driver Test Circuit and Voltage Waveforms



SLLS101D - JULY 1985 - REVISED APRIL 2003


PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.


B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .

Figure 4. Driver Test Circuit and Voltage Waveforms



- NOTES: A. CL includes probe and jig capacitance.
 - B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .

Figure 5. Driver Test Circuit and Voltage Waveforms




- NOTES: A. CL includes probe and jig capacitance.
 - B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .

Figure 6. Receiver Test Circuit and Voltage Waveforms



SLLS101D - JULY 1985 - REVISED APRIL 2003



PARAMETER MEASUREMENT INFORMATION

VOLTAGE WAVEFORMS


NOTES: A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_Q = 50 Ω .

Figure 7. Receiver Test Circuit and Voltage Waveforms



SLLS101D - JULY 1985 - REVISED APRIL 2003




TYPICAL CHARACTERISTICS




SLLS101D - JULY 1985 - REVISED APRIL 2003

TYPICAL CHARACTERISTICS






SLLS101D – JULY 1985 – REVISED APRIL 2003



TYPICAL CHARACTERISTICS

APPLICATION INFORMATION



NOTE A: The line should be terminated at both ends in its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible.

Figure 17. Typical Application Circuit



TEXAS NSTRUMENTS

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65176BD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR
SN65176BDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR
SN65176BP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN75176BD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR
SN75176BDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR
SN75176BP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN75176BPSR	ACTIVE	SO	PS	8	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MPDI001A - JANUARY 1995 - REVISED JUNE 1999



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AA.



MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated