

## PROFIBUS RS-485 TRANSCEIVERS

### FEATURES

- **Optimized for PROFIBUS Networks**
  - Meets the Requirements of EN 50170
  - Signaling Rates Up to 40 Mbps
  - Differential Output Exceeds 2.1 V (54 Ω Load)
  - Low Bus Capacitance: 10 pF (Max)
- Meets the Requirements of TIA/EIA-485-A
- ESD Protection Exceeds ±10 kV HBM
- Failsafe Receiver for Bus Open, Short, Idle
- Up to 160 Transceivers on a Bus
- Low Skew During Output Transitions and Driver Enabling / Disabling
- Common-Mode Rejection Up to 50 MHz
- Short-Circuit Current Limit
- Hot Swap Capable
- Thermal Shutdown Protection

### APPLICATIONS

- **Process Automation**
  - Chemical Production
  - Brewing and Distillation
  - Paper Mills
- **Factory Automation**
  - Automobile Production
  - Rolling, Pressing, Stamping Machines
  - Networked Sensors
- **General RS-485 Networks**
  - Motor/Motion Control
  - HVAC and Building Automation Networks
  - Networked Security Stations


### DESCRIPTION

These devices are half-duplex differential transceivers, with characteristics optimized for use in PROFIBUS (EN 50170) applications. The driver output differential voltage exceeds the Profibus requirements of 2.1 V with a 54-Ω load. A signaling rate of up to 40 Mbps allows technology growth to high data transfer speeds. The low bus capacitance provides low signal distortion.


The SN65HVD1176 and SN75HVD1176 meet or exceed the requirements of ANSI standard TIA/EIA-485-A (RS-485) for differential data transmission across twisted-pair networks. The driver outputs and receiver inputs are tied together to form a half-duplex bus port, with one-fifth unit load, allowing up to 160 nodes on a single bus. The receiver output stays at logic high when the bus lines are shorted, left open, or when no driver is active. The driver outputs are in high impedance when the supply voltage is below 2.5 V to prevent bus disturbance during power cycling or during live insertion to the bus.

An internal current limit protects the transceiver bus pins in short-circuit fault conditions by limiting the output current to a constant value. Thermal shutdown circuitry protects the device against damage due to excessive power dissipation caused by faulty loading and drive conditions.

The SN75HVD1176 is characterized for operation at temperatures from 0°C to 70°C. The SN65HVD1176 is characterized for operation at temperatures from –40°C to 85°C.



**LOGIC DIAGRAM (POSITIVE LOGIC)**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**AVAILABLE OPTIONS**

T <sub>A</sub>	PACKAGED DEVICES(1)	MARKED AS
0°C to 70°C	SN75HVD1176D	VN1176
-40°C to 85°C	SN65HVD1176D	VP1176

(1) The D package is available taped and reeled. Add an R suffix to the device type (i.e., SN65HVD1176DR).

**ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

		SN65HVD1176, SN75HVD1176	
Supply voltage(2), V <sub>CC</sub>		-0.5 V to 7 V	
Voltage at any bus I/O terminal		-9 V to 14 V	
Voltage input, transient pulse, A and B, (through 100 Ω, see Figure 14)		-40 V to 40 V	
Voltage input at any D, DE or $\overline{RE}$ terminal		-0.5 V to 7 V	
Electrostatic discharge	Human Body Model, (HBM)(3)	All pins	4 kV
		Bus terminals and GND	10 kV
Junction temperature, T <sub>J</sub>		150°C	

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC standard 22. test method A114–A.

**RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	
Voltage at either bus I/O terminal	A, B	-7		12	V
High-level input voltage, V <sub>IH</sub>	D, DE, $\overline{RE}$	2		V <sub>CC</sub>	
Low-level input voltage, V <sub>IL</sub>		0		0.8	
Differential input voltage, V <sub>ID</sub>	A with respect to B	-12		12	
Output current	Driver	-70		70	mA
	Receiver	-8		8	
Junction temperature, T <sub>J</sub> (1)	SN65HVD1176	-40		130	Ω
	SN75HVD1176	0		130	Ω
Differential load resistance, R <sub>L</sub>		54			Ω
Signaling rate, 1/t <sub>U1</sub>				40	Mbps

(1) See the Thermal Characteristics table for more information on maintenance of this requirement.

## DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP(1)	MAX	UNIT
$V_O$	Open-circuit output voltage	A or B,	No load	0		$V_{CC}$	V
$ V_{OD(SS)} $	Steady-state differential output voltage magnitude	$R_L = 54 \Omega$ ,	See Figure 1	2.1	2.9		V
		With common-mode loading, ( $V_{TEST}$ from $-7$ V to $12$ V) See Figure 2		2.1	2.7		
$\Delta V_{OD(SS)}$	Change in steady-state differential output voltage between logic states	See Figure 1 and Figure 6		-0.2	0	0.2	V
$V_{OC(SS)}$	Steady-state common-mode output voltage	See Figure 5		2	2.5	3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage			-0.2	0	0.2	V
$V_{OC(PP)}$	Peak-to-peak common-mode output voltage			0.5		V	
$V_{OD(RING)}$	Differential output voltage over and under shoot	$R_L = 54 \Omega$ , $C_L = 50$ pF, See Figure 6		10%		$V_{OD(PP)}$	
$I_I$	Input current	D, DE		-50		50	$\mu$ A
$I_{O(OFF)}$	Output current with power off	$V_{CC} \leq 2.5$ V		See receiver line input current			
$I_{OZ}$	High impedance state output current	DE at 0 V					
$I_{OS(P)}$	Peak short-circuit output current		$V_{OS} = -7$ V to $12$ V	-250		250	mA
$I_{OS(SS)}$	Steady-state short-circuit output current	DE at $V_{CC}$ , See Figure 8	$V_{OS} > 4$ V, Output driving low	60	90	135	mA
			$V_{OS} < 1$ V, Output driving high	-135	-90	-60	
$C_{OD}$	Differential output capacitance			See receiver $C_I$			

(1) All typical values are at  $V_{CC} = 5$  V and  $25^\circ\text{C}$ .

## DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
$t_{PLH}$	Propagation delay time low-level-to-high-level output	$R_L = 54 \Omega$ , $C_L = 50$ pF, See Figure 3		4	7	10	ns	
$t_{PHL}$	Propagation delay time high-level-to-low-level output			4	7	10	ns	
$t_{sk(p)}$	Pulse skew $ t_{PLH} - t_{PHL} $			0		2	ns	
$t_r$	Differential output rise time			2	3	7.5	ns	
$t_f$	Differential output fall time			2	3	7.5	ns	
$t_t(MLH)$ , $t_t(MHL)$	Output transition skew	See Figure 4		0.2		1	ns	
$t_p(AZH)$ , $t_p(BZH)$ $t_p(AZL)$ , $t_p(BZL)$	Propagation delay time, high-impedance-to-active output	$R_L = 110 \Omega$ , $C_L = 50$ pF, See Figure 7a and 7b		$\overline{RE}$ at 0 V		10	20	ns
$t_p(AHZ)$ , $t_p(BHZ)$ $t_p(ALZ)$ , $t_p(BLZ)$	Propagation delay time, active-to- high-impedance output			$\overline{RE}$ at 0 V		10	20	ns
$ t_p(AZL) - t_p(BZH) $ $ t_p(AZH) - t_p(BZL) $	Enable skew time			$\overline{RE}$ at 0 V		0.55	1.5	ns
$ t_p(ALZ) - t_p(BHZ) $ $ t_p(AHZ) - t_p(BLZ) $	Disable skew time			$\overline{RE}$ at 0 V		2.5		ns
$t_p(AZH)$ , $t_p(BZH)$ $t_p(AZL)$ , $t_p(BZL)$	Propagation delay time, high-impedance-to-active output (from sleep mode)			$\overline{RE}$ at 5 V		1	4	$\mu$ s
$t_p(AHZ)$ , $t_p(BHZ)$ $t_p(ALZ)$ , $t_p(BLZ)$	Propagation delay time, active-output-to high-impedance (to sleep mode)	$\overline{RE}$ at 5 V		30	50	ns		
$t(CFB)$	Time from application of short-circuit to current foldback	See Figure 8		0.5		$\mu$ s		
$t(TSD)$	Time from application of short-circuit to thermal shutdown	$T_A = 25^\circ\text{C}$ , See Figure 8		100		$\mu$ s		

(1) All typical values are at  $V_{CC} = 5$  V and  $25^\circ\text{C}$ .

## RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT(+)</sub>	Positive-going differential input voltage threshold	See Figure 9	-200	-120	-20	mV
V <sub>IT(-)</sub>	Negative-going differential input voltage threshold					
V <sub>HYS</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )			40		mV
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = -8 mA, See Figure 9	4	4.6		V
V <sub>OL</sub>	Low-level output voltage	V <sub>ID</sub> = -200 mV, I <sub>OL</sub> = 8 mA, See Figure 9		0.2	0.4	V
I <sub>A</sub> , I <sub>B</sub>	Bus pin input current	V <sub>I</sub> = -7 V to 12 V, Other input = 0 V	-160		200	μA
I <sub>A(OFF)</sub> , I <sub>B(OFF)</sub>						
I <sub>I</sub>	Receiver enable input current	$\overline{RE}$	-50		50	μA
I <sub>OZ</sub>	High-impedance -state output current	$\overline{RE} = V_{CC}$	-1		1	μA
R <sub>I</sub>	Input resistance		60			kΩ
C <sub>ID</sub>	Differential input capacitance	Test input signal is a 1.5 MHz sine wave with amplitude 1 V <sub>pp</sub> , capacitance measured across A and B		7	10	pF
CMR	Common mode rejection	See Figure 11		4		V

(1) All typical values are at 25°C.

## RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	See Figure 10		20	25	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low level output			20	25	
t <sub>sk(p)</sub>	Pulse skew   t <sub>PLH</sub> - t <sub>PHL</sub>			1	2	ns
t <sub>r</sub>	Receiver output voltage rise time			2	4	ns
t <sub>f</sub>	Receiver output voltage fall time			2	4	
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output	DE at V <sub>CC</sub> , See Figure 13			20	ns
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output				20	
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output	DE at V <sub>CC</sub> , See Figure 14			20	ns
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output				20	
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output (standby to active)	DE at 0 V, See Figure 12		1	4	μs
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output (active to standby)			13	20	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output (standby to active)	DE at 0 V, See Figure 12		2	4	μs
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output (active to standby)			13	20	ns

## SUPPLY CURRENT

over recommended operating conditions

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CC</sub>	Driver and receiver, $\overline{RE}$ at 0 V, DE at V <sub>CC</sub> , All other inputs open, no load		4	6	mA
	Driver only, $\overline{RE}$ at V <sub>CC</sub> , DE at V <sub>CC</sub> , All other inputs open, no load		3.8	6	mA
	Receiver only, $\overline{RE}$ at 0 V, DE at 0 V, All other inputs open, no load		3.6	6	mA
	Standby only, $\overline{RE}$ at V <sub>CC</sub> , DE at 0 V, All other inputs open		0.2	5	μA

## PARAMETER MEASUREMENT INFORMATION

### NOTES:

Test load capacitance includes probe and jig capacitance (unless otherwise specified).  
Signal generator characteristics: rise and fall time < 6 ns, pulse rate 100 kHz, 50% duty cycle,  $Z_0 = 50 \Omega$  (unless otherwise specified)




Figure 1. Driver Test Circuit,  $V_{OD}$  and  $V_{OC}$  Without Common-Mode Loading




Figure 2. Driver Test Circuit,  $V_{OD}$  With Common-Mode Loading




Figure 3. Driver Switching Test Circuit and Rise/Fall Time Measurement




Figure 4. Driver Switching Waveforms for Propagation Delay and Output Midpoint Time Measurements






Figure 5. Driver  $V_{OC}$  Test Circuit and Waveforms




NOTE:  $V_{OD(RING)}$  is measured at four points on the output waveform, corresponding to overshoot and undershoot from the  $V_{OD(H)}$  and  $V_{OD(L)}$  steady state values.

Figure 6.  $V_{OD(RING)}$  Waveform and Definitions



a) D at Logic Low



b) D at Logic High

Figure 7. Driver Enable/Disable Test




Figure 8. Driver Short-Circuit Test Circuit and Waveforms (Short Circuit applied at Time  $t = 0$ )




Figure 9. Receiver DC Parameter Definitions




Figure 10. Receiver Switching Test Circuit and Waveforms




Figure 11. Receiver Common-Mode Rejection Test Circuit




Figure 12. Receiver Enable Time From Standby (Driver Disabled)




Figure 13. Receiver Enable Test Circuit and Waveforms, Data Output High (Driver Active)




Figure 14. Receiver Enable Test Circuit and Waveforms, Data Output Low (Driver Active)




Figure 15. Test Circuit and Waveforms, Transient Over-Voltage Test

DEVICE INFORMATION

DRIVER FUNCTION TABLE			
INPUT D	ENABLE	OUTPUTS	
	DE	A	B
H	H	H	L
L	H	L	H
X	L	Z	Z
X	OPEN	Z	Z
OPEN	H	H	L

H = high level, L = low level, X = don't care,  
Z = high impedance (off)

RECEIVER FUNCTION TABLE		
DIFFERENTIAL INPUT $V_{ID} = (V_A - V_B)$	ENABLE $\overline{RE}$	OUTPUT R
$V_{ID} \geq 0.02\text{ V}$	L	H
$-0.2\text{ V} < V_{ID} < -0.02\text{ V}$	L	?
$V_{ID} \leq -0.2\text{ V}$	L	L
X	H	Z
X	OPEN	Z
Open circuit	L	H
Short Circuit	L	H
Idle (terminated) bus	L	H

H = high level, L = low level, X = don't care, Z = high impedance (off),  
? = indeterminate

THERMAL CHARACTERISTICS(1)

over recommended operating conditions (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP(2)	MAX	UNITS
$\theta_{JA}$ Junction-to-ambient thermal resistance(3)		Low-K board(4), no air flow		208.3		°C/W
		High-K board(5), no air flow		128.7		°C/W
$\theta_{JB}$ Junction-to-board thermal resistance		High-K board		77.6		°C/W
$\theta_{JC}$ Junction-to-case thermal resistance				43.9		°C/W
$P_D$ Device power dissipation		$R_L = 54\ \Omega$ , $C_L = 50\text{ pF}$ , 0 V to 3 V 15 MHz, 50% duty cycle square wave input, driver and receiver enabled		277	318	mW
$T_A$ Ambient air temperature	SN65HVD1176	Low-K board, no air flow, $P_D = 318\text{ mW}$	-40		64	°C
	SN75HVD1176		0			
	SN65HVD1176	High-K board, no air flow, $P_D = 318\text{ mW}$	-40		89	°C
	SN75HVD1176		0			
$T_{SD}$ Thermal shut down junction temperature				150		°C

(1) See *Application Information* section for an explanation of these parameters.


(2) All typical values are with  $V_{CC} = 5\text{ V}$  and  $T_A = 25^\circ\text{C}$ .

(3) The intent of  $\theta_{JA}$  specification is solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment.

(4) JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

(5) JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

**EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**



TYPICAL CHARACTERISTICS

DIFFERENTIAL OUTPUT VOLTAGE  
vs  
LOAD CURRENT




Figure 16

DRIVER SUPPLY CURRENT  
vs  
SIGNALING RATE




Figure 17

DRIVER OUTPUT TRANSITION SKEW  
vs  
FREE-AIR TEMPERATURE




Figure 18

DRIVER RISE, FALL TIME  
vs  
FREE-AIR TEMPERATURE





Figure 19



## APPLICATION INFORMATION

### THERMAL CHARACTERISTICS OF IC PACKAGES

$\theta_{JA}$  (**Junction-to-Ambient Thermal Resistance**) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

$\theta_{JA}$  is *not* a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

$\theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives *best case* in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in  $\theta_{JA}$  can be measured between these two test cards

$\theta_{JC}$  (**Junction-to-Case Thermal Resistance**) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

$\theta_{JC}$  is a useful thermal characteristic when a heatsink is applied to package. It is *not* a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with  $\theta_{JB}$  in 1-dimensional thermal simulation of a package system.

$\theta_{JB}$  (**Junction-to-Board Thermal Resistance**) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure.  $\theta_{JB}$  is only defined for the high-k test card.

$\theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see Figure 21).




Figure 21. Thermal Resistance

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65HVD1176D	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
SN65HVD1176DR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
SN75HVD1176D	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
SN75HVD1176DR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**None:** Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-012 variation AA.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265