
- **Designed for High-Speed Multipoint Data Transmission Over Long Cables**
- Operates With Pulse Widths as Low as 30 ns
- Low Supply Current . . . 5 mA Max
- Meets or Exceeds the Standard Requirements of ANSI RS-485 and ISO 8482:1987(E)
- Common-Mode Voltage Range of -7 V
- **Positive- and Negative-Output Current** Limiting
- **Driver Thermal Shutdown Protection**
- Pin Compatible With the SN75179B

### description

The SN65LBC179, SN65LBC179Q, SN75LBC179 differential driver and receiver pairs are monolithic integrated circuits designed for bidirectional data communication over long cables that take on the characteristics of transmission lines. They are balanced, or differential, voltage mode devices that meet or exceed the requirements of industry standards ANSI RS-485 and ISO 8482:1987(E). Both devices are designed using TI's proprietary LinBiCMOS™ with the low power consumption of CMOS and the precision and robustness of bipolar transistors in the same circuit.

SN65LBC179. SN65LBC179Q. SN75LBC179 combine a differential line driver and differential line receiver and operate from a single 5-V supply. The driver differential outputs and the receiver differential inputs are connected to separate terminals for full-duplex operation and are designed to present minimum loading to the bus when powered off  $(V_{CC} = 0)$ . These parts feature a wide common-mode voltage range making them suitable for point-to-point or multipoint data bus applications. The devices also provide positive- and negative-current limiting and thermal shutdown for protection from line fault conditions. The line driver shuts down at a junction temperature of approximately 172°C.

### **DOR PPACKAGE** (TOP VIEW)



### **Function Tables**

### **DRIVER**


INPUT	OUTPUTS			
D	Y Z			
Н	H L			
L	L H			

### **RECEIVER**

DIFFERENTIAL INPUTS	OUTPUT
A-B	R
V <sub>ID</sub> ≥ 0.2 V	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	?
$V_{ID} \le -0.2 V$	L
Open circuit	Н


H = high level,L = low level,? = indeterminate

### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


LinBiCMOS is a trademark of Texas Instruments.




### description (continued)

The SN65LBC179, SN65LBC179Q, and SN75LBC179 are available in the 8-pin dual-in-line and small-outline packages. The SN75LBC179 is characterized for operation over the commercial temperature range of  $0^{\circ}$ C to  $70^{\circ}$ C. The SN65LBC179 is characterized over the industrial temperature range of  $-40^{\circ}$ C to  $85^{\circ}$ C. The SN65LBC179Q is characterized over the extended industrial or automotive temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C.

### schematics of inputs and outputs







## SN75LBC179, SN65LBC179, SN65LBC179Q LOW-POWER DIFFERENTIAL LINE DRIVER AND RECEIVER PAIRS

SLLS173D - JANUARY 1994 - REVISED JUNE 2000

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Voltage range at A, B, Y, or Z (see Note 1)	
Voltage range at D or R (see Note 1)	$\dots$ -0.3 V to V <sub>CC</sub> + 0.5 V
Continuous total power dissipation (see Note 2)	Internally limited
Total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : SN65LBC179	40°C to 85°C
SN65LBC179Q	40°C to 125°C
SN75LBC179	0°C to 70°C
Storage temperature range, T <sub>sta</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
Р	1100 mW	8.8 mW/°C	704 mW	572 mW

### recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>			5	5.25	V	
High-level input voltage, VIH	High-level input voltage, VIH				V	
Low-level input voltage, V <sub>IL</sub>	D			0.8	V	
Differential input voltage, $V_{\mbox{\scriptsize ID}}$		-6‡		6	V	
Voltage at any bus terminal (separately or common-mode), $V_O$ , $V_I$ , or $V_{IC}$	A, B, Y, or Z	-7		12	V	
High-level output current, IOH	Y or Z			-60	60 mA	
	R			-8	IIIA	
Low level output ourrent les	Y or Z			60	<b>~</b> Λ	
Low-level output current, IOL	R			8	mA	
	SN65LBC179	-40		85		
Operating free-air temperature, T <sub>A</sub>	SN65LBC179Q	-40		125	°C	
	SN75LBC179	0		70		

<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet for differential input voltage, voltage at any bus terminal (separately or common mode), operating temperature, input threshold voltage, and common-mode output voltage.



NOTES: 1. All voltage values are with respect to GND.

<sup>2.</sup> The maximum operating junction temperature is internally limited. Uses the dissipation rating table to operate below this temperature.

### **DRIVER SECTION**

### electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	$I_{I} = -18 \text{ mA}$	$I_{I} = -18 \text{ mA}$			-1.5	V
		$R_L$ = 54 Ω, See Figure 1	SN65LBC179, SN65LBC179Q	1.1	2.2	5	
11/2-1	Differential output voltage (see Note 2)	See Figure 1	SN75LBC179	1.5	2.2	5	V
IVODI	Differential output voltage (see Note 3)	$R_L = 60 \Omega$ , See Figure 2	SN65LBC179, SN65LBC179Q	1.1	2.2	5	
		See Figure 2	SN75LBC179	1.5	2.2	5	
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage (see Note 4)	See Figures 1 a			±0.2	V	
Voc	Common-mode output voltage			1	2.5	3	V
Δ VOC	Change in magnitude of common-mode output voltage (see Note 4)	$R_L$ = 54 Ω, See Figure 1				±0.2	٧
IO	Output current with power off	$V_{CC} = 0$ ,	$V_0 = -7 \text{ V to } 12 \text{ V}$			±100	μΑ
lн	High-level input current	V <sub>I</sub> = 2.4 V				-100	μΑ
I <sub>I</sub> L	Low-level input current	V <sub>I</sub> = 0.4 V				-100	μΑ
los	Short-circuit output current	-7 V ≤ V <sub>O</sub> ≤ 12 V				±250	mA
Icc	Supply current	No load	SN65LBC179, SN75LBC179		4.2	5	mA
		SN65LBC179Q			4.2	7	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 5 V and  $T_A$  = 25°C.

NOTES: 3. The minimum V<sub>OD</sub> specification of the SN65179 may not fully comply with ANSI RS-485 at operating temperatures below 0°C. System designers should take the possibly lower output signal into account in determining the maximum signal transmission distance.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
td(OD)	Differential-output delay time	R <sub>L</sub> = 54 Ω,	See Figure 3	7	18	ns
t <sub>t</sub> (OD)	Differential transition time			5	20	ns

<sup>4.</sup> Δ|V<sub>OD</sub>| and Δ|V<sub>OC</sub>| are the changes in the steady-state magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

### **RECEIVER SECTION**

### electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER TEST CONDITIONS			MIN	TYP	MAX	UNIT	
VIT+	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$					0.2	V
V <sub>IT</sub> -	Negative-going input threshold voltage	I <sub>O</sub> = 8 mA			-0.2			V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )					45		mV
Vон	High-level output voltage	$V_{ID} = 200 \text{ mV},$	IOH =	-8 mA	3.5	4.5		V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> =	8 mA		0.3	0.5	V
		V <sub>I</sub> = 12 V, Other inputs at 0 V, V <sub>CC</sub> = 5 V		SN65LBC179, SN75LBC179		0.7	1	mA
				SN65LBC179Q		0.7	1.2	mA
		V <sub>I</sub> = 12 V, Other inputs at 0 V,		SN65LBC179, SN75LBC179		0.8	1	mA
ļ.	Due input current	ACC = 0 A		SN65LBC179Q		0.8	1.2	mA
'	Bus input current	$V_{\parallel} = -7 \text{ V},$ Other inputs at 0 V, $V_{CC} = 5 \text{ V}$		SN65LBC179, SN75LBC179		-0.5	-0.8	mA
				SN65LBC179Q		-0.5	-1.0	mA
		$V_{\parallel} = -7 \text{ V},$ Other inputs at 0 V,		SN65LBC179, SN75LBC179		-0.5	-0.8	mA
		V <sub>CC</sub> = 0 V		SN65LBC179Q		-0.5	-1.0	mA

### switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	V <sub>ID</sub> = −1.5 V to 1.5 V, See Figure 4	15		30	ns
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	V <sub>1</sub> D = -1.5 V to 1.5 V, See Figure 4	15		30	ns
tsk(p)	Pulse skew (   t <sub>PHL</sub> - t <sub>PLH</sub>   )	See Figure 4		3	6	ns
t <sub>t</sub>	Transition time	See Figure 4		3	5	ns

### PARAMETER MEASUREMENT INFORMATION




Figure 1. Differential and Common-Mode Output Voltage Test Circuit

### PARAMETER MEASUREMENT INFORMATION






Figure 2. Differential Output Voltage Test Circuit



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_$ 
  - B. C<sub>L</sub> includes probe and jig capacitance.

Figure 3. Driver Test Circuits and Differential Output Delay and Transition Time Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{Q} = 50 \Omega$ .
  - B. C<sub>L</sub> includes probe and jig capacitance.

Figure 4. Receiver Test Circuit and Propagation Delay and Transition Time Voltage Waveforms



### TYPICAL CHARACTERISTICS






Figure 5




DRIVER **LOW-LEVEL OUTPUT VOLTAGE** vs LOW-LEVEL OUTPUT CURRENT 5 V<sub>CC</sub> = 5 V 4.5 T<sub>A</sub> = 25°C V<sub>OL</sub>- Low-Level Output Voltage - V 4 3.5 3 2.5 2 1.5 1 0.5 0 0 20 40 60 80 100 120 IOL - Low-Level Output Current - mA

Figure 6



### TYPICAL CHARACTERISTICS







Figure 9

Figure 10








Figure 12

### TYPICAL CHARACTERISTICS



# RECEIVER PROPAGATION DELAY TIME vs






### **MECHANICAL INFORMATION**

### D (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

### 14 PIN SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012

### **MECHANICAL INFORMATION**

### P (R-PDIP-T8)

### PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg\_info.htm



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated