


TL070 JFET-INPUT OPERATIONAL AMPLIFIER

SLOS121B – NOVEMBER 1993 – REVISED MARCH 2001

- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input-Bias and Offset Currents
- Output Short-Circuit Protection
- Low Total Harmonic Distortion . . . 0.003% Typ
- Low Noise . . . $V_n = 18 \text{ nV}/\sqrt{\text{Hz}}$ Typ at $f = 1 \text{ kHz}$
- High Input Impedance . . . JFET Input Stage
- Common-Mode Input Voltage Range Includes V_{CC+}
- Latch-Up-Free Operation
- High Slew Rate . . . $13 \text{ V}/\mu\text{s}$ Typ



description


The JFET-input TL070 operational amplifier is designed as the lower-noise version of the TL080 amplifier with low input-bias and offset currents and fast slew rate. The low harmonic distortion and low noise make the TL070 ideally suited for high-fidelity and audio-preamplifier applications. This amplifier features JFET inputs (for high input impedance) coupled with bipolar output stages integrated on a single monolithic chip.

The TL070I device is characterized for operation from -40°C to 85°C .

AVAILABLE OPTIONS

T_A	V_{IOmax} AT 25°C	PACKAGE
		SMALL OUTLINE (D)
-40°C to 85°C	10 mV	TL070ID

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2001, Texas Instruments Incorporated

TL070 JFET-INPUT OPERATIONAL AMPLIFIER

SLOS121B – NOVEMBER 1993 – REVISED MARCH 2001

schematic



All component values shown are nominal.

COMPONENT COUNT†	
Transistors	13
Diodes	2
Resistors	10
epi-FET	1
JFET	2

† Includes all bias and trim circuitry

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	18 V
Supply voltage, V_{CC-}	-18 V
Differential input voltage, V_{ID} (see Note 2)	± 30 V
Input voltage, V_I (see Notes 1 and 3)	± 15 V
Duration of short-circuit current (see Note 4)	Unlimited
Package thermal impedance, θ_{JA} (see Note 5): D package	97°C/W
PW package	149°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
 5. The package thermal impedance is calculated in accordance with JESD 51-7.

TL070

JFET-INPUT OPERATIONAL AMPLIFIER

SLOS121B – NOVEMBER 1993 – REVISED MARCH 2001

electrical characteristics, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	$V_O = 0$, $R_S = 50\ \Omega$	25°C	3	10		mV
			Full range			13	
$\alpha_{V_{IO}}$	Temperature coefficient of input offset voltage	$V_O = 0$, $R_S = 50\ \Omega$	Full range		18		$\mu\text{V}/^\circ\text{C}$
I_{IO}	Input offset current	$V_O = 0$	25°C	5	100		pA
			Full range			10	nA
I_{IB}	Input bias current‡	$V_O = 0$	25°C	65	200		pA
			Full range			20	nA
V_{ICR}	Common-mode input voltage range		25°C	± 11	-12 to 15		V
V_{OM}	Maximum peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	± 12	± 13.5		V
		$R_L \geq 10\ \text{k}\Omega$	Full range	± 12			
		$R_L \geq 2\ \text{k}\Omega$		± 10			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$, $R_L \geq 2\ \text{k}\Omega$	25°C	25	200		V/mV
			Full range	15			
B_1	Unity-gain bandwidth		25°C	3			MHz
r_i	Input resistance		25°C	10^{12}			Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $V_O = 0$, $R_S = 50\ \Omega$	25°C	70	100		dB
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC} = \pm 9\ \text{V}$ to $\pm 15\ \text{V}$, $V_O = 0$, $R_S = 50\ \Omega$	25°C	70	100		dB
I_{CC}	Supply current	$V_O = 0$, No load	25°C	1.4	2.5		mA
V_{O1}/V_{O2}	Crosstalk attenuation	$A_{VD} = 100$	25°C		120		dB

† All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified. Full range for T_A is -40°C to 85°C .

‡ Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive as shown in Figure 5. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.

operating characteristics, $V_{CC\pm} = \pm 15\ \text{V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	$V_I = 10\ \text{V}$,	$R_L = 2\ \text{k}\Omega$, $C_L = 100\ \text{pF}$, See Figure 1	8	13		$\text{V}/\mu\text{s}$
t_r	Rise-time overshoot factor	$V_I = 20\ \text{mV}$,	$R_L = 2\ \text{k}\Omega$, $C_L = 100\ \text{pF}$, See Figure 1		0.1		μs
					20		%
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$	$f = 1\ \text{kHz}$		18		$\text{nV}/\sqrt{\text{Hz}}$
			$f = 10\ \text{Hz}$ to $10\ \text{kHz}$		4		μV
I_n	Equivalent input noise current	$R_S = 20\ \Omega$,	$f = 1\ \text{kHz}$		0.01		$\text{pA}/\sqrt{\text{Hz}}$
THD	Total harmonic distortion	$V_{O(rms)} = 10\ \text{V}$,	$R_S \leq 1\ \text{k}\Omega$, $R_L \geq 2\ \text{k}\Omega$, $f = 1\ \text{kHz}$		0.003		%



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

APPLICATION INFORMATION




Figure 1. Unity-Gain Amplifier




Figure 2. Gain-of-10 Inverting Amplifier




Figure 3. Feed-Forward Compensation




Figure 4. Input Offset Voltage Null Circuit

TL070

JFET-INPUT OPERATIONAL AMPLIFIER

SLOS121B – NOVEMBER 1993 – REVISED MARCH 2001

TYPICAL CHARACTERISTICS





Table of Graphs

	FIGURE
Input bias current vs Free-air temperature	5
Maximum peak output voltage vs Frequency	6, 7, 8
Maximum peak output voltage vs Free-air temperature	9
Maximum peak output voltage vs Load resistance	10
Maximum peak output voltage vs Supply voltage	11
Large-signal differential voltage amplification vs Free-air temperature	12
Differential voltage amplification vs Frequency with feed-forward compensation	13
Large-signal differential voltage amplification and phase shift vs Frequency	14
Normalized unity-gain bandwidth and phase shift vs Free-air temperature	15
Common-mode rejection ratio vs Free-air temperature	16
Supply current vs Supply voltage	17
Supply current vs Free-air temperature	18
Total power dissipated vs Free-air temperature	19
Normalized slew rate vs Free-air temperature	20
Equivalent input noise voltage vs Frequency	21
Total harmonic distortion vs Frequency	22
Voltage-follower large-signal pulse response	23
Output voltage vs Elapsed time	24



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS†



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. An 18-pF compensation capacitor is used.

TL070 JFET-INPUT OPERATIONAL AMPLIFIER

SLOS121B – NOVEMBER 1993 – REVISED MARCH 2001

TYPICAL CHARACTERISTICS†

MAXIMUM PEAK OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 9

MAXIMUM PEAK OUTPUT VOLTAGE
vs
LOAD RESISTANCE




Figure 10

MAXIMUM PEAK OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE




Figure 11

LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
FREE-AIR TEMPERATURE








Figure 12

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. An 18-pF compensation capacitor is used.

TYPICAL CHARACTERISTICS†



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. An 18-pF compensation capacitor is used.

TL070 JFET-INPUT OPERATIONAL AMPLIFIER

SLOS121B – NOVEMBER 1993 – REVISED MARCH 2001

TYPICAL CHARACTERISTICS†

**SUPPLY CURRENT
vs
SUPPLY VOLTAGE**




Figure 17

**SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE**




Figure 18

**TOTAL POWER DISSIPATED
vs
FREE-AIR TEMPERATURE**




Figure 19

**NORMALIZED SLEW RATE
vs
FREE-AIR TEMPERATURE**




Figure 20

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. An 18-pF compensation capacitor is used.

TYPICAL CHARACTERISTICS




Figure 21




Figure 22




Figure 23




Figure 24

TL070 JFET-INPUT OPERATIONAL AMPLIFIER

SLOS121B – NOVEMBER 1993 – REVISED MARCH 2001

APPLICATION INFORMATION




Figure 25. IC Preamplifier




Figure 26

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: [Standard Terms and Conditions of Sale for Semiconductor Products](http://www.ti.com/sc/docs/stdterms.htm). www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265