SGLS131B - JULY 2002 - REVISED DECEMBER 2003

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree[†]
- Output Swing Includes Both Supply Rails

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.


description

The TLC2272A and TLC2274A are dual and quadruple operational amplifiers from Texas Instruments. Both devices exhibit rail-to-rail output performance for increased dynamic range in single- or split-supply applications. The TLC227xA family offers 2 MHz of bandwidth and 3 V/ μ s of slew rate for higher speed applications. These devices offer comparable ac performance while having better noise, input offset voltage, and power dissipation than existing CMOS operational amplifiers. The TLC227xA has a noise voltage of 9 nV/ \sqrt{Hz} , two times lower than competitive solutions.

The TLC227xA, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature, with single- or split-supplies, makes this

- Low Noise . . . 9 nV/ $\sqrt{\text{Hz}}$ Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Both Single-Supply and Split-Supply Operation
- Common-Mode Input Voltage Range Includes Negative Rail
- High-Gain Bandwidth . . . 2.2 MHz Typ
- High Slew Rate . . . 3.6 V/μs Typ
- Low Input Offset Voltage
 950 μV Max at T_A = 25°C
- Macromodel Included
- Performance Upgrades for the TS272, TS274, TLC272, and TLC274

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs



family a great choice when interfacing with analog-to-digital converters (ADCs). For precision applications, the TLC227xA family has a maximum input offset voltage of 950 μ V. This family is fully characterized at 5 V and ± 5 V.

The TLC2272/4 also makes great upgrades to the TLC272/4 or TS272/4 in standard designs. They offer increased output dynamic range, lower noise voltage, and lower input offset voltage. This enhanced feature set allows them to be used in a wider range of applications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Advanced LinCMOS is a trademark of Texas Instruments.


TEXAS INSTRUMENTS

TLC227x-EP, TLC227xA-EP Advanced LinCMOS™ RAIL-TO-RAIL **OPERATIONAL AMPLIFIERS**SGLS131A – JULY 2002 – REVISED NOVEMBER 2003

AVAILABLE OPTIONS


TA VIOMAX At SMALL OUTLINE (D)	PACKAGE	D DEVICES	
TA		OUTLINE	TSSOP (PW)
-55°C to 125°C	950 μV	TLC2272AMDREP	TLC2272AMPWREP
	2.5 mV	TLC2272MDREP	TLC2272MPWREP
−55°C to 125°C	950 μV	TLC2274AMDREP	TLC2274AMPWREP
	2.5 mV	TLC2274MDREP	TLC2274MPWREP







equivalent schematic (each amplifier)



ACTUAL DEVICE COMPONENT COUNT											
COMPONENT TLC2272 TLC2274											
Transistors 38 76											
Resistors	26	52									
Diodes	9	18									
Capacitors 3 6											
±											

[†] Includes both amplifiers and all ESD, bias, and trim circuitry

TLC227x-EP, TLC227xA-EP Advanced LinCMOS™ RAIL-TO-RAIL OPERATIONAL AMPLIFIERS

SGLS131A - JULY 2002 - REVISED NOVEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD+} (see Note 1)	8 V
Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, V _{ID} (see Note 2)	±16 V
Input voltage range, V _I (any input, see Note 1)	
Input current, I _I (any input)	±5 mA
Output current, I _O	±50 mA
Total current into V _{DD+}	±50 mA
Total current out of V _{DD}	±50 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation Se	ee Dissipation Rating Table
Operating free-air temperature range, T _A	–55°C to 125°C
Storage temperature range (see Note 4)	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or PW packag	e 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VDD+ and VDD -.
 - Differential voltages are at IN+ with respect to IN−. Excessive current will flow if input is brought below V_{DD} − 0.3 V.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.
 - 4. Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D-8	725 mW	5.8 mW/°C	464 mW	337 mW	145 mW
D-14	950 mW	7.6 mW/°C	608 mW	494 mW	190 mW
PW-8	525 mW	4.2 mW/°C	336 mW	273 mW	105 mW
PW-14	700 mW	5.6 mW/°C	448 mW	364 mW	_

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{DD±}	±2.2	±8	V
Input voltage, V _I	V_{DD-}	V _{DD+} -1.5	V
Common-mode input voltage, V _{IC}	V_{DD-}	V _{DD+} -1.5	V
Operating free-air temperature, T _A	-55	125	°C



TLC2272-EP electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	T. +	TL	.C2272-l	ΕP	TLO	C2272A-	EP	
	PARAMETER	1231 00	NDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V. 0	Input offset voltage			25°C		300	2500		300	950	μV
VIO	input onset voltage			Full range			3000			1500	μν
αΝΙΟ	Temperature coefficient of input offset voltage			25°C to 125°C		2			2		μV/°C
	Input offset voltage long- term drift (see Note 5)	V _{IC} = 0 V, V _O = 0 V,	$V_{DD\pm} = \pm 2.5 \text{ V},$ $R_S = 50 \Omega$	25°C		0.002			0.002		μV/mo
l. a	lanut affact current			25°C		0.5	60		0.5	60	
ΙO	Input offset current			Full range			800			800	pА
l.m	Input bias current			25°C		1	60		1	60	
IIB	input bias current			Full range			800			800	pА
V	Common-mode input	D 50.0	N/ 1 < 5 m)/	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2		V
VICR	voltage	$R_S = 50 \Omega$,	$ V_{IO} \le 5 \text{ mV}$	Full range	0 to 3.5			0 to 3.5			V
		I _{OH} = -20 μA		25°C		4.99			4.99		
				25°C	4.85	4.93		4.85	4.93		
Vон	High-level output	$I_{OH} = -200 \mu A$		Full range	4.85			4.85			V
011	voltage			25°C	4.25	4.65		4.25	4.65		
		$I_{OH} = -1 \text{ mA}$		Full range	4.25			4.25			
		V _{IC} = 2.5 V,	I _{OL} = 50 μA	25°C		0.01			0.01		
		V 05V		25°C		0.09	0.15		0.09	0.15	
VOL	Low-level output voltage	$V_{IC} = 2.5 V,$	$I_{OL} = 500 \mu\text{A}$	Full range			0.15			0.15	V
		V 2 E V	la. EmA	25°C		0.9	1.5		0.9	1.5	
		$V_{IC} = 2.5 V,$	$I_{OL} = 5 \text{ mA}$	Full range			1.5			1.5	
	Large-signal	.,	D. 40 lot	25°C	10	35		10	35		
AVD	differential voltage	$V_{IC} = 2.5 \text{ V},$ $V_{O} = 1 \text{ V to 4 V}$	$R_L = 10 \text{ k}\Omega^{\ddagger}$	Full range	10			10			V/mV
	amplification	VO = 1 V 10 + V	$R_L = 1 \text{ m}\Omega^{\ddagger}$	25°C		175			175		
r _{id}	Differential input resistance			25°C		1012			1012		Ω
rį	Common-mode input resistance			25°C		1012			1012		Ω
ci	Common-mode input capacitance	f = 10 kHz,	P package	25°C		8			8		pF
z _O	Closed-loop output impedance	f = 1 MHz,	A _V = 10	25°C		140			140		Ω
CMDD	Common-mode rejection	V _{IC} = 0 V to 2.7	V,	25°C	70	75		70	75		40
CMRR	ratio	$V_0 = 2.5 \text{ V},$	$R_S = 50 \Omega$	Full range	70			70			dB
kovo	Supply-voltage rejection	$V_{DD} = 4.4 \text{ V to}$	16 V,	25°C	80	95		80	95		٩Đ
ksvr	ratio (ΔV _{DD} /ΔV _{IO})	$V_{IC} = V_{DD}/2$,	No load	Full range	80			80			dB
1	Cumply ourse	V- 25V	Nolood	25°C		2.2	3		2.2	3	A
I _{DD}	Supply current	$V_0 = 2.5 V$,	No load	Full range			3			3	mA

[†]Full range is -55°C to 125°C for M level part.

NOTE 5: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at TA = 150°C extrapolated to T_A = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.



[‡]Referenced to 2.5 V

TLC227x-EP, TLC227xA-EP Advanced LinCMOSTM RAIL-TO-RAIL OPERATIONAL AMPLIFIERS SGLS131A - JULY 2002 - REVISED NOVEMBER 2003

TLC2272-EP operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

	DAMETER	TEOT COMPLETE	.NO	- +	T	LC2272-E	Р	TL	ΕP	UNIT	
PF	ARAMETER	TEST CONDITION)NS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	O	4.05.77. 0.75.77		25°C	2.3	3.6		2.3	3.6		
SR	Slew rate at unity gain	$V_O = 1.25 \text{ V to } 2.75 \text{ V},$ $R_L = 10 \text{ k}\Omega^{\ddagger}, \qquad C_L = 10 \text{ k}\Omega^{\ddagger}$: 100 pF‡	Full range	1.7			1.7			V/μs
	Equivalent input	f = 10 Hz		25°C		50			50		nV/√ Hz
Vn	noise voltage	f = 1 kHz		25°C		9			9		NV/√HZ
\\.	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz		25°C		1			1		
V _{NPP}	noise voltage	f = 0.1 Hz to 10 Hz		25°C		1.4			1.4		μV
In	Equivalent input noise current			25°C		0.6			0.6		fA/√ Hz
	Total harmonic	V _O = 0.5 V to 2.5 V,	A _V = 1			0.0013%			0.0013%		
THD + N	distortion plus	f = 20 kHz,	A _V = 10	25°C		0.004%			0.004%		
	noise	$R_L = 10 \text{ k}\Omega^{\ddagger}$,	$A_{V} = 100$			0.03%			0.03%		
	Gain-bandwidth product	f = 10 kHz, R _L C _L = 100 pF [‡]	_ = 10 kΩ [‡] ,	25°C		2.18			2.18		MHz
ВОМ	Maximum output- swing bandwidth		/ = 1, _ = 100 pF [‡]	25°C		1			1		MHz
	O a Milliana Mara a	$A_V = -1$, Step = 0.5 V to 2.5 V,	To 0.1%	0500		1.5			1.5		
t _S	Settling time	$R_L = 10 \text{ k}\Omega^{\ddagger}$, $C_L = 100 \text{ pF}^{\ddagger}$	To 0.01%	25°C		2.6			2.6		μS
φm	Phase margin at unity gain	$R_{I} = 10 \text{ k}\Omega^{\ddagger}, \qquad C_{I}$	= 100 pF‡	25°C		50°	·		50°		
	Gain margin]	- •	25°C		10			10		dB

[†] Full range is –55°C to 125°C for M level part.



[‡]Referenced to 2.5 V

TLC2272-EP electrical characteristics at specified free-air temperature, $V_{DD\pm}$ = ± 5 V (unless otherwise noted)

	DADAMETED	TEST C	NULTIONS	- +	TL	C2272-E	P	TLC	C2272A-I	EP	
	PARAMETER	1551 00	ONDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V	Input offset voltage			25°C		300	2500		300	950	μV
V _{IO}	input onset voltage			Full range			3000			1500	μν
ανιο	Temperature coefficient of input offset voltage			25°C to 125°C		2			2		μV/°C
	Input offset voltage long-term drift (see Note 5)	V _{IC} = 0 V, R _S = 50 Ω	V _O = 0 V,	25°C		0.002			0.002		μV/mo
lio	Input offset current			25°C		0.5	60		0.5	60	pА
10	input onset current			Full range			800			800	рΑ
I _{IB}	Input bias current			25°C		1	60		1	60	pА
ııR	input bias current			Full range			800			800	РΑ
VICR	Common-mode input	$R_S = 50 \Omega$,	V _{IO} ≤ 5 mV	25°C	-5 to 4	-5.3 to 4.2		-5 to 4	-5.3 to 4.2		V
VICR	voltage	115 – 50 52,	v O ≥ 3 mv	Full range	-5 to 3.5			-5 to 3.5			V
		$I_{O} = -20 \mu A$		25°C		4.99			4.99		
	Mandana and Managarah	lo - 200 uA		25°C	4.85	4.93		4.85	4.93		
VOM+	Maximum positive peak output voltage	$I_{O} = -200 \mu A$		Full range	4.85			4.85			V
	output voltage	I = 1 = 1		25°C	4.25	4.65		4.25	4.65		
		$I_O = -1 \text{ mA}$		Full range	4.25			4.25			
		$V_{IC} = 0 V$,	I _O = 50 μA	25°C		-4.99			-4.99		
	Maritimo no nativo na al-	V _{IC} = 0 V,	lo - 500 ·· A	25°C	-4.85	-4.91		-4.85	-4.91		
VOM-	Maximum negative peak output voltage	VIC = 0 V	I _O = 500 μA	Full range	-4.85			-4.85			V
	output voltago	V _{IC} = 0 V,	I _O = 5 mA	25°C	-3.5	-4.1		-3.5	-4.1		
		AIC = 0 A'	10 = 3 IIIA	Full range	-3.5			-3.5			
	Large-signal differential		$R_{\parallel} = 10 \text{ k}\Omega$	25°C	20	50		20	50		
AVD	voltage amplification	$V_O = \pm 4 V$	IVE = 10 KS2	Full range	20			20			V/mV
			$R_L = 1 \text{ m}\Omega$	25°C		300			300		
rid	Differential input resistance			25°C		1012			1012		Ω
rį	Common-mode input resistance			25°C		1012			10 ¹²		Ω
cį	Common-mode input capacitance	f = 10 kHz,	P package	25°C		8			8		pF
z _o	Closed-loop output impedance	f = 1 MHz,	A _V = 10	25°C		130			130		Ω
CMBB	Common-mode rejection	$V_{IC} = -5 V to$	2.7 V,	25°C	75	80		75	80		4D
CMRR	ratio	$V_O = 0 V$,	$R_S = 50 \Omega$	Full range	75			75			dB
kovis	Supply-voltage rejection	$V_{DD} = \pm 2.2$	V to ±8 V,	25°C	80	95		80	95		ЧÐ
ksvr	ratio ($\Delta V_{DD\pm}/\Delta V_{IO}$)	$V_{IC} = 0 V$	No load	Full range	80			80			dB
1	Cumply ourrors	V- 05V	No loo	25°C		2.4	3		2.4	3	A
IDD	Supply current	$V_{O} = 2.5 \text{ V},$	No load	Full range			3			3	mA

[†] Full range is –55°C to 125°C for M level part.

NOTE 5: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at TA = 150°C extrapolated to T_A = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLC227x-EP, TLC227xA-EP Advanced LinCMOSTM RAIL-TO-RAIL OPERATIONAL AMPLIFIERS SGLS131A - JULY 2002 - REVISED NOVEMBER 2003

TLC2272-EP operating characteristics at specified free-air temperature, $V_{DD\pm}$ = $\pm 5~V$

	DAMETER	TEGT CONDITI	ONO.	- +	Т	LC2272-E	Р	TL	C2272A-I	ΕP	UNIT
PA	RAMETER	TEST CONDITI	ONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	Olawara ta at	V 1417 B	4010	25°C	2.3	3.6		2.3	3.6		
SR	Slew rate at unity gain	$V_{O} = \pm 1 \text{ V},$ $R_{L} = 100 \text{ pF}$	= 10 kΩ,	Full range	1.7			1.7			V/µs
.,	Equivalent input	f = 10 Hz		25°C		50			50		nV/√ Hz
Vn	noise voltage	f = 1 kHz		25°C		9			9		nv/√Hz
\\.	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz		25°C		1			1		
V _{NPP}	noise voltage	f = 0.1 Hz to 10 Hz		25°C		1.4			1.4		μV
In	Equivalent input noise current			25°C		0.6			0.6		fA/√ Hz
	Total harmonic	V _O = ±2.3 V	A _V = 1			0.0011%			0.0011%		
THD + N	distortion plus	$R_L = 10 \text{ k}\Omega$	A _V = 10	25°C		0.004%			0.004%		
	noise	f = 20 kHz	A _V = 100			0.03%			0.03%		
	Gain-bandwidth product	f = 10 kHz, C _L = 100 pF	$R_L = 10 \text{ k}\Omega$,	25°C		2.25			2.25		MHz
ВОМ	Maximum output-swing bandwidth	$V_{O(PP)} = 4.6 \text{ V},$ $R_{L} = 10 \text{ k}\Omega,$	A _V = 1, C _L = 100 pF	25°C		0.54			0.54		MHz
	Cattling time	$A_V = -1$, Step = -2.3 V to 2.3 V,	To 0.1%	25°C		1.5			1.5		: 6
t _S	Settling time	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	To 0.01%	25°C		3.2			3.2		μ\$
φm	Phase margin at unity gain	$R_{I} = 10 \text{ k}\Omega$	C _L = 100 pF	25°C		52°			52°		
	Gain margin	<u> </u>	- '	25°C		10			10		dB

[†] Full range is –55°C to 125°C for M level part.



TLC2274-EP electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	- +	TL	.C2274-E	ΕP	TLO	C2274A-	EP	
	PARAIVIETER	TEST CON	DITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage			25°C		300	2500		300	950	μV
۷IO	input onset voltage			Full range			3000			1500	μν
αΛΙΟ	Temperature coefficient of input offset voltage			25°C to 125°C		2			2		μV/°C
	Input offset voltage long-term drift (see Note 5)	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0 \text{ V},$	$V_{IC} = 0 V$, $R_S = 50 \Omega$	25°C		0.002			0.002		μV/mo
lio	Input offset current			25°C		0.5	60		0.5	60	рA
10	input onset ourrent			Full range			800			800	ρ'n
I _{IB}	Input bias current			25°C		1	60		1	60	pА
ııR	input bias current			Full range			800			800	рΑ
VICR	Common-mode input	$R_S = 50 \Omega$,	V _{IO} ≤ 5 mV	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2		V
VICR	voltage	KS = 50 12,	v O ≥ 3 111 v	Full range	0 to 3.5			0 to 3.5			V
		$I_{OH} = -20 \mu A$		25°C		4.99			4.99		
				25°C	4.85	4.93		4.85	4.93		
Vон	High-level output voltage	I _{OH} = -200 μA		Full range	4.85			4.85			V
	voltage			25°C	4.25	4.65		4.25	4.65		
		$I_{OH} = -1 \text{ mA}$		Full range	4.25			4.25			
		V _{IC} = 2.5 V,	I _{OL} = 50 μA	25°C		0.01			0.01		
		V _{IC} = 2.5 V,		25°C		0.09	0.15		0.09	0.15	
V_{OL}	Low-level output voltage	I _{OL} = 500 μA		Full range			0.15			0.15	V
	voltage	V 2 5 V	la. – EmA	25°C		0.9	1.5		0.9	1.5	
		$V_{IC} = 2.5 V,$	$I_{OL} = 5 \text{ mA}$	Full range			1.5			1.5	
		.,	D 4010t	25°C	10	35		10	35		
AVD	Large-signal differential voltage amplification	$V_{IC} = 2.5 \text{ V},$ $V_{O} = 1 \text{ V to 4 V}$	$R_L = 10 \text{ k}\Omega^{\ddagger}$	Full range	10			10			V/mV
	voltage amplification	10-1104	$R_L = 1 M\Omega^{\ddagger}$	25°C		175			175		
r _{id}	Differential input resistance			25°C		10 ¹²			10 ¹²		Ω
rį	Common-mode input resistance			25°C		1012			1012		Ω
ci	Common-mode input capacitance	f = 10 kHz,	N package	25°C		8			8		pF
z _O	Closed-loop output impedance	f = 1 MHz,	A _V = 10	25°C		140			140		Ω
01/	Common-mode	V _{IC} = 0 V to 2.7 \	V.	25°C	70	75		70	75		
CMRR	rejection ratio	$V_0 = 2.5 \text{ V},$	$R_S = 50 \Omega$	Full range	70			70			dB
	Supply-voltage rejection	V _{DD} = 4.4 V to 1	6 V,	25°C	80	95		80	95		
ksvr	ratio (ΔV _{DD} /ΔV _{IO})	$V_{IC} = V_{DD}/2$,	No load	Full range	80			80			dB
	0 1	V 0.5.4		25°C		4.4	6		4.4	6	
IDD	Supply current	$V_0 = 2.5 V$,	No load	Full range			6			6	mA

[†]Full range is -55°C to 125°C for M level part.

NOTE 5: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



[‡]Referenced to 2.5 V

TLC227x-EP, TLC227xA-EP Advanced LinCMOSTM RAIL-TO-RAIL OPERATIONAL AMPLIFIERS SGLS131A - JULY 2002 - REVISED NOVEMBER 2003

TLC2274-EP operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

DA	DAMETER	TECT CONDI	TIONS	- +	TL	LC2274-E	Р	TL	C2274A-E	ΕP	UNIT
PA	RAMETER	TEST CONDI	IIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	01	V 05V/ 05V/	0 100 Ft	25°C	2.3	3.6		2.3	3.6		
SR	Slew rate at unity gain	$V_O = 0.5 \text{ V to } 2.5 \text{ V},$ $R_L = 10 \text{ k}\Omega^{\ddagger},$	C _L = 100 pF [‡]	Full range	1.7			1.7			V/µs
.,	Equivalent input	f = 10 Hz		25°C		50			50		nV/√ Hz
Vn	noise voltage	f = 1 kHz		25°C		9			9		nv/√Hz
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz		25°C		1			1		
V _{N(PP)}	noise voltage	f = 0.1 Hz to 10 Hz		25°C		1.4			1.4		μV
In	Equivalent input noise current			25°C		0.6			0.6		fA/√Hz
	Total harmonic	$V_{O} = 0.5 \text{ V to } 2.5 \text{ V},$	A _V = 1			0.0013%			0.0013%		
THD + N	distortion plus	f = 20 kHz,	A _V = 10	25°C		0.004%			0.004%		
	noise	$R_L = 10 \text{ k}\Omega^{\ddagger}$	A _V = 100			0.03%			0.03%		
	Gain-bandwidth product	f = 10 kHz, $C_L = 100 \text{ pF}^{\ddagger}$	$R_L = 10 \text{ k}\Omega^{\ddagger}$,	25°C		2.18			2.18		MHz
B _{OM}	Maximum out- put-swing band- width	$V_{O(PP)} = 2 \text{ V},$ $R_{L} = 10 \text{ k}\Omega^{\ddagger},$	A _V = 1, C _L = 100 pF‡	25°C		1			1		MHz
	Cattling time	$A_V = -1$, Step = 0.5 V to 2.5 V,	To 0.1%	25°C		1.5			1.5		
t _S	Settling time	$R_L = 10 \text{ k}\Omega^{\ddagger}$, $C_L = 100 \text{ pF}^{\ddagger}$	To 0.01%	25-0		2.6			2.6		μ\$
φm	Phase margin at unity gain	$R_{I} = 10 \text{ k}\Omega^{\ddagger}$	$C_{I} = 100 \text{ pF}^{\ddagger}$	25°C		50°			50°		
	Gain margin			25°C		10			10		dB

[†] Full range is –55°C to 125°C for M level part.

[‡]Referenced to 2.5 V

TLC2274-EP electrical characteristics at specified free-air temperature, $V_{DD\pm}$ = ± 5 V (unless otherwise noted)

	DADAMETED	TEOT 04	NUDITIONS		TL	C2274-E	Р	TLO	C2274A-	EP	
	PARAMETER	IESI CO	ONDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
,	land offertualtens			25°C		300	2500		300	950	
VIO	Input offset voltage			Full range			3000			1500	μV
ανιο	Temperature coefficient of input offset voltage			25°C to 125°C		2			2		μV/°C
	Input offset voltage long- term drift (see Note 5)	$V_{IC} = 0 V,$ $R_S = 50 \Omega$	$V_O = 0 V$,	25°C		0.002			0.002		μV/mo
li o	Input offset current			25°C		0.5	60		0.5	60	pА
lio	input onset current			Full range			800			800	РΛ
lup.	Input bias current			25°C		1	60		1	60	pА
ΙΒ	input bias current			Full range			800			800	РΛ
VICR	Common-mode input	Re = 50 O	V _{IO} ≤ 5 mV	25°C	-5 to 4	-5.3 to 4.2		-5 to 4	-5.3 to 4.2		V
VICK	voltage	113 - 00 22,	14101= 21114	Full range	-5 to 3.5			-5 to 3.5			V
		$I_O = -20 \mu$ A		25°C		4.99			4.99		
	Maximum positivo pook	I _O = -200 μ	Δ	25°C	4.85	4.93		4.85	4.93		
VOM+	Maximum positive peak output voltage	10 = -200 μ	Λ	Full range	4.85			4.85			V
	, ,	I _O = -1 mA		25°C	4.25	4.65		4.25	4.65		
		10 = -11114		Full range	4.25			4.25			
		$V_{IC} = 0 V$,	$I_0 = 50 \mu\text{A}$	25°C		-4.99			-4.99		
	Maximum nagativa naak	\/\c = 0 \/	I _O = 500 μA	25°C	-4.85	-4.91		-4.85	-4.91		
VOM−	Maximum negative peak output voltage	VIC = 0 V,	10 = 300 μΑ	Full range	-4.85			-4.85			V
		\/.o = 0 \/	$I_O = 5 \text{ mA}$	25°C	-3.5	-4.1		-3.5	-4.1		
		AIC = 0 A'	10 = 3 IIIX	Full range	-3.5			-3.5			
			D. 10 kg	25°C	20	50		20	50		
AVD	Large-signal differential voltage amplification	V _O = ±4 V	$R_L = 10 \text{ k}\Omega$	Full range	20			20			V/mV
	voltago amplinoation		$R_L = 1 M\Omega$	25°C		300			300		
r _{id}	Differential input resistance			25°C		1012			1012		Ω
rį	Common-mode input resistance			25°C		10 ¹²			10 ¹²		Ω
ci	Common-mode input capacitance	f = 10 kHz,	N package	25°C		8			8		pF
z _O	Closed-loop output impedance	f = 1 MHz,	A _V = 10	25°C		130			130		Ω
01/55	Common-mode rejection	V _{IC} = -5 V	to 2.7 V	25°C	75	80		75	80		15
CMRR	ratio	$V_{O} = 0 V,$	$R_S = 50 \Omega$	Full range	75			75			dB
	Supply-voltage rejection	V _{DD+} = ± 2	.2 V to ±8 V,	25°C	80	95		80	95		
ksvr	ratio ($\Delta V_{DD\pm}/\Delta V_{IO}$)	VIC = 0 V	No load	Full range	80			80			dB
I	Cumply ourrow*	V- 0V	No loo-l	25°C		4.8	6		4.8	6	A
IDD	Supply current	$V_O = 0 V$	No load	Full range			6			6	mA

[†] Full range is –55°C to 125°C for M level part.

NOTE 5: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLC227x-EP, TLC227xA-EP Advanced LinCMOSTM RAIL-TO-RAIL OPERATIONAL AMPLIFIERS SGLS131A - JULY 2002 - REVISED NOVEMBER 2003

TLC2274-EP operating characteristics at specified free-air temperature, $V_{DD\pm}$ = $\pm5~V$

DADAMETED		TEST CONDITIONS		_ +	TLC2274-EP			TLC2274A-EP			LINUT
P.	ARAMETER	TEST CONDITION	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
				25°C	2.3	3.6		2.3	3.6		
SR	Slew rate at unity gain	$V_O = \pm 2.3 \text{ V},$ $C_L = 100 \text{ pF}$	= 10 kΩ,	Full range	1.7			1.7			V/µs
.,	Equivalent input	f = 10 Hz	25°C		50			50		-> // ₂ /1/=	
Vn	noise voltage	f = 1 kHz	25°C		9		9			nV/√Hz	
,,	Peak-to-peak	f = 0.1 Hz to 1 Hz	25°C		1			1			
VN(PP)	equivalent input noise voltage	f = 0.1 Hz to 10 Hz	25°C	1.4			1.4			μV	
In	Equivalent input noise current			25°C	0.6			0.6		fA/√Hz	
	Total harmonic distortion plus noise	$V_0 = \pm 2.3 \text{ V},$	A _V = 1		0.0011%			0.0011%			
THD + N		$R_L = 10 \text{ k}\Omega$,	A _V = 10	25°C	0.004%			0.004% 0.03%			
		f = 20 kHz	$A_{V} = 100$		0.03%						
	Gain-bandwidth product			25°C		2.25			2.25		MHz
B _{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 4.6 \text{ V}, \text{Av} $ $R_L = 10 \text{ k}\Omega, C_L$	= 1, = 100 pF	25°C	0.54			0.54			MHz
	Settling time	$A_V = -1$, Step = -2.3 V to 2.3 V,	To 0.1%	25°C		1.5			1.5		: 6
t _S		$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	To 0.01%	25°C	3.2		3.2		μ\$		
фm	Phase margin at unit gain	$R_{I} = 10 \text{ k}\Omega, \qquad C_{I}$	C _I = 100 pF			52°			52°		
	Gain margin	1	•	25°C		10			10		dB

[†] Full range is –55°C to 125°C for M level part.

Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution vs Common-mode voltage	1 – 4 5, 6
ανιο	Input offset voltage temperature coefficient	Distribution	7 – 10
I _{IB} /I _{IO}	Input bias and input offset current	vs Free-air temperature	11
VI	Input voltage	vs Supply voltage vs Free-air temperature	12 13
Vон	High-level output voltage	vs High-level output current	14
VOL	Low-level output voltage	vs Low-level output current	15, 16
V _{OM+}	Maximum positive peak output voltage	vs Output current	17
V _{OM} -	Maximum negative peak output voltage	vs Output current	18
V _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	19
los	Short-circuit output current	vs Supply voltage vs Free-air temperature	20 21
Vo	Output voltage	vs Differential input voltage	22, 23
	Large-signal differential voltage amplification	vs Load resistance	24
A_{VD}	Large-signal differential voltage amplification and phase margin	vs Frequency	25, 26
	Large-signal differential voltage amplification	vs Free-air temperature	27, 28
z ₀	Output impedance	vs Frequency	29, 30
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	31 32
ksvr	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	33, 34 35
I _{DD}	Supply current	vs Supply voltage vs Free-air temperature	36, 37 38, 39
SR	Slew rate	vs Load capacitance vs Free-air temperature	40 41
	Inverting large-signal pulse response		42, 43
.,	Voltage-follower large-signal pulse response		44, 45
VO	Inverting small-signal pulse response		46, 47
	Voltage-follower small-signal pulse response		48, 49
V _n	Equivalent input noise voltage	vs Frequency	50, 51
	Noise voltage over a 10-second period		52
	Integrated noise voltage	vs Frequency	53
THD + N	Total harmonic distortion plus noise	vs Frequency	54
	Gain-bandwidth product	vs Supply voltage vs Free-air temperature	55 56
φm	Phase margin	vs Load capacitance	57
	Gain margin	vs Load capacitance	58

NOTE: For all graphs where V_{DD} = 5 V, all loads are referenced to 2.5 V.



DISTRIBUTION OF TLC2272 INPUT OFFSET VOLTAGE 891 Amplifiers From 2 Wafer Lots $V_{DD} = \pm 2.5 \text{ V}$ T_A = 25°C Percentage of Amplifiers - % 15 10 5 -1.6 -1.2 -0.8 -0.4 0 0.4 0.8 1.2 V_{IO} - Input Offset Voltage - mV

Figure 1

891 Amplifiers From 2 Wafer Lots $V_{DD} = \pm 5 \text{ V}$ T_A = 25°C Percentage of Amplifiers - % 15 10 5

DISTRIBUTION OF TLC2272

INPUT OFFSET VOLTAGE

Figure 2

0

V_{IO} - Input Offset Voltage - mV

0.4

0.8

1.2

-1.6 -1.2 -0.8 -0.4




Figure 3

DISTRIBUTION OF TLC2274 INPUT OFFSET VOLTAGE 992 Amplifiers From 2 Wafer Lots $V_{DD} = \pm 5 \text{ V}$ 15




Figure 4

INPUT OFFSET VOLTAGE

TYPICAL CHARACTERISTICS




Figure 5





Figure 6



5

-5 -4 -3

Figure 7

 α V_{IO} – Temperature Coefficient – μ V/ $^{\circ}$ C

-1 0

-2

DISTRIBUTION OF TLC2272 vs INPUT OFFSET VOLTAGE TEMPERATURE




Figure 8

[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



DISTRIBUTION OF TLC2274 INPUT OFFSET VOLTAGE TEMPERATURE **COEFFICIENT**† 25 128 Amplifiers From 2 Wafer Lots $V_{DD} = \pm 2.5 V$ 20 N Package Percentage of Amplifiers - % $T_A = 25^{\circ}C$ to $125^{\circ}C$ 15 10 5 -5 -3 -2 -1 0 3 5 α_{VIO} – Temperature Coefficient – μ V/°C








Figure 10






[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



IOL - Low-Level Output Current - mA

Figure 16

TYPICAL CHARACTERISTICS



IOL - Low-Level Output Current - mA


Figure 15



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.


MAXIMUM POSITIVE PEAK OUTPUT VOLTAGE[†] **OUTPUT CURRENT** V_{OM} + - Maximum Positive Peak Output Voltage - V $V_{DD} \pm = \pm 5 V$ $T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$ 5 0 1 2 3 4 |IO| - Output Current - mA


Figure 17



MAXIMUM NEGATIVE PEAK OUTPUT VOLTAGE[†]

Figure 18





[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.






Figure 21





Figure 22

LARGE-SIGNAL DIFFERENTIAL

VOLTAGE AMPLIFICATION






Figure 24

†Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



LARGE-SIGNAL DIFFERENTIAL VOLTAGE **AMPLIFICATION AND PHASE MARGIN**

FREQUENCY 80 180° $V_{DD} = 5 V$ $R_L = 10 k\Omega$ C_L = 100 pF T_A = 25°C 135° 60 A_{VD}- Large-Signal Differential Voltage Amplification - dB ^φ_m − Phase Margin 40 90° 20 45° 0 0° -20 -45° -90° -40 1 k 10 k 100 k 1 M 10 M

Figure 25


f - Frequency - Hz

LARGE-SIGNAL DIFFERENTIAL VOLTAGE **AMPLIFICATION AND PHASE MARGIN**

FREQUENCY 80 180° $V_{DD} = \pm 5 V$ $R_L = 10 \text{ k}\Omega$ $C_{L} = 100 \text{ pF}$ 135° 60 T_A = 25°C A_{VD}- Large-Signal Differential Voltage Amplification - dB ⁶m − Phase Margin 90° 40 45° 20 **0**° 0 -20 –45° -90° 1 k 10 k 100 k 10 M f - Frequency - Hz

Figure 26





[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

Figure 29



Figure 30

COMMON-MODE REJECTION RATIO FREQUENCY 100 T_A = 25°C CMRR - Common-Mode Rejection Ratio - dB $V_{DD} = \pm 5 V$ 80 $V_{DD} = 5 V$ 60 40 20 100 100 k 10 M 10 1 k 10 k 1 M f - Frequency - Hz

Figure 31




Figure 33




Figure 32




Figure 34





Figure 35



TLC2272 SUPPLY CURRENT[†] VS SUPPLY VOLTAGE







Figure 36








[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.











[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



INVERTING LARGE-SIGNAL PULSE RESPONSE




Figure 43

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE




Figure 44

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE




Figure 45

INVERTING SMALL-SIGNAL PULSE RESPONSE




Figure 46

INVERTING SMALL-SIGNAL PULSE RESPONSE 100 $V_{DD} = \pm 5 V$ $R_L = 10 \text{ k}\Omega$ C_L = 100 pF $T_A = 25^{\circ}C$ $A_V = 1$ 50 V_O - Output Voltage - mV 0 -50 -1000.5 2 2.5 3 1.5 3.5

t - Time - μs Figure 47





Figure 48






Figure 50

10 k

EQUIVALENT INPUT NOISE VOLTAGE




Figure 51




Figure 52

INTEGRATED NOISE VOLTAGE




Figure 53

TOTAL HARMONIC DISTORTION PLUS NOISE








Figure 54











[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SGLS131A - JULY 2002 - REVISED NOVEMBER 2003

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 6) and subcircuit in Figure 59 were generated using the TLC227x typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 6: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 59. Boyle Macromodel and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.







com 22-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLC2272AMDREP	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC2272AMDREPG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC2274AMDREP	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC2274AMPWREP	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC2274MDREP	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC2274MPWREP	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/03618-01XE	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/03618-02UE	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/03618-02YE	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/03618-04UE	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/03618-04YE	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI





22-Sep-2008

to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC2272A-EP, TLC2274-EP, TLC2274A-EP: • Catalog: TLC2272A, TLC2274A, TLC2274A

Automotive: TLC2272A-Q1, TLC2274-Q1, TLC2274A-Q1
Military: TLC2272AM, TLC2274M, TLC2274AM

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
 Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC2272AMDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC2274AMDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC2274AMPWREP	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC2274MDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC2274MPWREP	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

7 til difficilisions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC2272AMDREP	SOIC	D	8	2500	367.0	367.0	35.0
TLC2274AMDREP	SOIC	D	14	2500	333.2	345.9	28.6
TLC2274AMPWREP	TSSOP	PW	14	2000	367.0	367.0	35.0
TLC2274MDREP	SOIC	D	14	2500	333.2	345.9	28.6
TLC2274MPWREP	TSSOP	PW	14	2000	367.0	367.0	35.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>