
- Output Swing Includes Both Supply Rails
- Low Noise ... 21 nV/ \sqrt{Hz} Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Very Low Power . . . 13 μA Per Channel Typ
- Common-Mode Input Voltage Range Includes Negative Rail
- Wide Supply Voltage Range 2.7 V to 10 V
- Available in the SOT-23 Package
- Macromodel Included

description



The TLV2211 is a single operational amplifier manufactured using the Texas Instruments Advanced LinCMOSTM process. These devices are optimized and fully specified for single-supply 3-V and 5-V operation. For this low-voltage operation combined with micropower dissipation levels, the input noise voltage performance has been dramatically improved using optimized design techniques for CMOS-type amplifiers. Another added benefit is that these amplifiers exhibit rail-to-rail output swing. The output dynamic range can be extended using the TLV2211 with loads referenced midway between the rails. The common-mode input voltage range is wider than typical standard CMOS-type amplifiers. To take advantage of this improvement in performance and to make this device available for a wider range of applications, V_{ICR} is specified with a larger maximum input offset voltage test limit of ± 5 mV, allowing a minimum of 0 to 2-V common-mode input voltage range for a 3-V power supply.

AVAILABLE OPTIONS

TA VIOMAX AT 25°C		PACKAGED DEVICES	SYMBOL	CHIP FORM
'A	VIOmax A1 25.C	SOT-23 (DBV) [†]	STWBUL	(Y)
0°C to 70°C	3 mV	TLV2211CDBV	VACC	TI V2211Y
-40° C to 85° C	3 mV	TLV2211IDBV	VACI	ILVZZIII

[†] The DBV package available in tape and reel only.

The Advanced LinCMOS process uses a silicon-gate technology to obtain input offset voltage stability with temperature and time that far exceeds that obtainable using metal-gate technology. This technology also makes possible input-impedance levels that meet or exceed levels offered by top-gate JFET and expensive dielectric-isolated devices.

The TLV2211, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources such as piezoelectric transducers. Because of the low power dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split supplies makes these devices excellent choices when interfacing directly to analog-to-digital converters (ADCs). All of these features combined with its temperature performance make the TLV2211 ideal for remote pressure sensors, temperature control, active voltage-resistive (VR) sensors, accelerometers, hand-held metering, and many other applications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated


description (continued)

The device inputs and outputs are designed to withstand a 100-mA surge current without sustaining latch-up. In addition, internal ESD-protection circuits prevent functional failures up to 2000 V as tested under MIL-PRF-38535; however, care should be exercised when handling these devices as exposure to ESD may result in degradation of the device parametric performance. Additional care should be exercised to prevent V_{DD+} supply-line transients under powered conditions. Transients of greater than 20 V can trigger the ESD-protection structure, inducing a low-impedance path to V_{DD}_/GND. Should this condition occur, the sustained current supplied to the device must be limited to 100 mA or less. Failure to do so could result in a latched condition and device failure.




TLV2211Y chip information


This chip, when properly assembled, displays characteristics similar to the TLV2211C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.





equivalent schematic





Iemplate Release Date: 7–11–94 TLV2211, TLV2211Y Advanced LinCMOSTM RAIL-TO-RAIL MICROPOWER SINGLE OPERATIONAL AMPLIFIERS SLOS156B – MAY 1996 – REVISED JANUARY 1997

FOST OFFICE BOX 655303* DALLAS, TEXAS 75265

TLV2211, TLV2211Y Advanced LinCMOS[™] RAIL-TO-RAIL **MICROPOWER SINGLE OPERATIONAL AMPLIFIERS**

SLOS156B - MAY 1996 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, V _{ID} (see Note 2)	
Input voltage range, V _I (any input, see Note 1)	–0.3 V to V _{DD}
Input current, I _I (each input)	±5 mA
Output current, I _O	±50 mA
Total current into V _{DD+}	±50 mA
Total current out of V _{DD}	±50 mA
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T _A : TLV2211C	0°C to 70°C
TLV22111	–40°C to 85°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DBV package	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to VD-.

2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below $V_{DD} - 0.3 V$.

3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

	DISSIPATION	RATING	TABLE
--	-------------	--------	-------

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
DBV	150 mW	1.2 mW/°C	96 mW	78 mW

recommended operating conditions

	TLV2211C		ті	UNIT	
	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V _{DD} (see Note 1)	2.7	10	2.7	10	V
Input voltage range, VI	V _{DD} -	V _{DD+} -1.3	V _{DD} -	V _{DD+} -1.3	V
Common-mode input voltage, VIC	V _{DD} -	V _{DD+} -1.3	V _{DD} -	V _{DD+} -1.3	V
Operating free-air temperature, T _A	0	70	-40	85	°C

NOTE 1: All voltage values, except differential voltages, are with respect to V____



TLV2211, TLV2211Y Advanced LinCMOS™ RAIL-TO-RAIL MICROPOWER SINGLE OPERATIONAL AMPLIFIERS

SLOS156B - MAY 1996 - REVISED JANUARY 1997

electrical characteristics at specified free-air temperature, V_{DD} = 3 V (unless otherwise noted)

					T	_V22110	C	Т	LV2211	I	
	PARAMETER	TEST COND	ITIONS	TA [†]	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage					0.47	3		0.47	3000	mV
ανιο	Temperature coefficient of input offset voltage			Full range		1			1		μV/°(
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0,$ $R_S = 50 \Omega$	25°C		0.003			0.003		μV/m
lio	Input offset current			Full range		0.5	150		0.5	150	pА
I _{IB}	Input bias current			Full range		1	150		1	150	pА
VICR	Common-mode input	VIO ≤5 mV,	Rs = 50 Ω	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		V
	voltage range			Full range	0 to 1.7			0 to 1.7			
	Llich lovel output	I _{OH} = -100 μA		25°C		2.94			2.94		
Vон	High-level output voltage	I _{OH} = -250 μA		25°C		2.85			2.85		V
		10H = 200 μΛ		Full range	2.5			2.5			
	Low-level output	V _{IC} = 1.5 V,	I _{OL} = 50 μA	25°C		15			15		
Vol	voltage	V _{IC} = 1.5 V,	I _{OL} = 500 μA	25°C		150			150		m∖
	-		.OL 000 m.t	Full range			500			500	
	Large-signal	V _{IC} = 1.5 V,	$R_L = 10 k\Omega^{\ddagger}$	25°C	3	7		3	7		
AVD	differential voltage amplification	$V_{O} = 1 V \text{ to } 2 V$		Full range	1			1			V/m
	-		$R_L = 1 M\Omega^{\ddagger}$	25°C		600			600		
^r i(d)	Differential input resistance			25°C		1012			1012		Ω
^r i(c)	Common-mode input resistance			25°C		1012			1012		Ω
^c i(c)	Common-mode input capacitance	f = 10 kHz,		25°C		5			5		pF
z _o	Closed-loop output impedance	f = 7 kHz,	A _V = 1	25°C		200			200		Ω
CMRR	Common-mode	D D	V _O = 1.5 V,	25°C	65	83		65	83		dB
	rejection ratio	$R_{S} = 50 \Omega$	-	Full range	60			60			
ksvr	Supply voltage rejection ratio	$V_{DD} = 2.7 V \text{ to } 8 V,$ No load	$V_{IC} = V_{DD}/2$	25°C Full range	80 80	95		80 80	95		dB
	$(\Delta V_{DD} / \Delta V_{IO})$			Ű	00			00			
IDD	Supply current	V _O = 1.5 V,	No load	25°C Full range		11	25 30		11	25 30	μA

[†] Full range for the TLV2211C is 0°C to 70°C. Full range for the TLV2211I is – 40°C to 85°C.

‡Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



operating characteristics at specified free-air temperature, V_{DD} = 3 V (unless otherwise noted)

PARAMETER		TEST COND	ITIONS	+ +	т	LV2211	С	1	LV2211	I	UNIT
	PARAMETER	TEST COND	TIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	
			D. Allot	25°C	0.01	0.025		0.01	0.025		
SR	Slew rate at unity gain	$V_{O} = 1.1 V \text{ to } 1.9 V,$ $C_{L} = 100 \text{ pF}^{\ddagger}$	$R_{L} = 10 \text{ K}_{2}^{2}+,$	Full range	0.005			0.005			V/µs
V	Equivalent input noise	f = 10 Hz		25°C		80			80		
Vn	voltage	f = 1 kHz		25°C		22			22		nV/√Hz
Veren	Peak-to-peak equivalent	f = 0.1 Hz to 1 Hz		25°C		660			660		
V _{N(PP)}	input noise voltage	f = 0.1 Hz to 10 Hz		25°C		880			880		μV
In	Equivalent input noise current			25°C		0.6			0.6		fA/√Hz
	Gain-bandwidth product	f = 10 kHz, C _L = 100 pF‡	$R_L = 10 \text{ k}\Omega^{\ddagger}$,	25°C		56			56		kHz
B _{OM}	Maximum output-swing bandwidth	V _{O(PP)} = 1 V, R _L = 10 kه,	A _V = 1, C _L = 100 pF‡	25°C		7			7		kHz
φm	Phase margin at unity gain	R _L = 10 kه,	C _L = 100 pF‡	25°C		56°			56°		
	Gain margin			25°C		20			20		dB

[†] Full range is -40° C to 85° C.

‡Referenced to 1.5 V



TLV2211, TLV2211Y Advanced LinCMOS™ RAIL-TO-RAIL MICROPOWER SINGLE OPERATIONAL AMPLIFIERS

SLOS156B - MAY 1996 - REVISED JANUARY 1997

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

				_ +	Т	LV2211	С	Т	LV2211	I	
	PARAMETER	TEST COND	ITIONS	TA [†]	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage					0.45	3		0.45	3	mV
αNIO	Temperature coefficient of input offset voltage			Full range		0.5			0.5		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 2.5 V,$ $V_{O} = 0,$	$V_{IC} = 0,$ R _S = 50 Ω	25°C		0.003			0.003		μV/m
10	Input offset current			25°C		0.5			0.5		pА
10	input onoot ourroint			Full range			150			150	
IIB	Input bias current			25°C		1			1		pА
.ID				Full range			150			150	P. (
.,	Common-mode input		D	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2		
VICR	voltage range	V _{IO} ≤5 mV	Rs = 50 Ω	Full range	0 to 3.5			0 to 3.5			V
		I _{OH} = -100 μA		25°C		4.95			4.95		
Vон	High-level output voltage	I _{OH} = -250 μA		25°C		4.875			4.875		V
	5	10H = -230 μA		Full range	4.5			4.5			
	Low lovel output	V _{IC} = 2.5 V,	I _{OL} = 50 μA	25°C		12			12		
VOL	Low-level output voltage	V _{IC} = 2.5 V,	I _{OL} = 500 μA	25°C		120			120		mV
		10 - 2.0 1,		Full range			500			500	
	Large-signal	V _{IC} = 2.5 V,	$R_L = 10 k\Omega^{\ddagger}$	25°C	6	12		6	12		
AVD	differential	$V_0 = 1 V \text{ to } 4 V$		Full range	3			3			V/mV
	voltage amplification	-	$R_L = 1 M\Omega^{\ddagger}$	25°C		800			800		
^r i(d)	Differential input resistance			25°C		10 ¹²			10 ¹²		Ω
^r i(c)	Common-mode input resistance			25°C		1012			1012		Ω
c _{i(c)}	Common-mode input capacitance	f = 10 kHz,		25°C		5			5		pF
z ₀	Closed-loop output impedance	f = 7 kHz,	A _V = 1	25°C		200			200		Ω
CMRR	Common-mode	$V_{IC} = 0$ to 2.7 V,	V _O = 2.5 V,	25°C	70	83		70	83		dB
	rejection ratio	R _S = 50 Ω		Full range	70			70			uв
ksvr	Supply voltage rejection ratio	$V_{DD} = 4.4 \text{ V to 8 V},$ No load	$V_{IC} = V_{DD}/2$,	25°C	80	95		80	95		dB
	$(\Delta V_{DD} / \Delta V_{IO})$	110 1000		Full range	80			80			
IDD	Supply current	V _O = 2.5 V,	No load	25°C		13	25		13	25	μA
00		,		Full range			30			30	μι

[†] Full range for the TLV2211C is 0°C to 70°C. Full range for the TLV2211I is - 40°C to 85°C. [‡] Referenced to 1.5 V

NOTE 5: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



operating characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

PARAMETER		TEST COND		+ +	TLV2211C			ר	LV2211	I	UNIT
	PARAMETER	TEST CONDITIONS		T _A †	MIN	TYP	MAX	MIN	TYP	MAX	
			D. Antot	25°C	0.01	0.025		0.01	0.025		
SR	Slew rate at unity gain	$V_{O} = 1.5 V \text{ to } 3.5 V,$ $C_{L} = 100 \text{ pF}^{\ddagger}$	$R_{L} = 10 \text{ K}2+,$	Full range	0.005			0.005			V/µs
V	Equivalent input noise	f = 10 Hz		25°C		72			72		nV/√Hz
Vn	voltage	f = 1 kHz		25°C		21			21		nv/vHz
Veren	Peak-to-peak equivalent	f = 0.1 Hz to 1 Hz		25°C		600			600		
V _{N(PP)}	input noise voltage	f = 0.1 Hz to 10 Hz		25°C		800			800		μV
I _n	Equivalent input noise current			25°C		0.6			0.6		fA/√Hz
	Gain-bandwidth product	f = 10 kHz, C _L = 100 pF‡	RL = 10 kه,	25°C		65			65		kHz
BOM	Maximum output-swing bandwidth	V _{O(PP)} = 2 V, R _L = 10 kΩ [‡] ,	A _V = 1, C _L = 100 pF‡	25°C		7			7		kHz
φm	Phase margin at unity gain	R _L = 10 kه,	C _L = 100 pF‡	25°C		56°			56°		
	Gain margin		-	25°C		22			22		dB

[†]Full range is –40°C to 85°C.

‡Referenced to 1.5 V

electrical characteristics at V_DD = 3 V, T_A = 25 $^\circ\text{C}$ (unless otherwise noted)

	DADAMETED				Т	_V2211Y	′	
	PARAMETER	IES	ST CONDITIONS		MIN	TYP	MAX	UNIT
VIO	Input offset voltage					0.47		mV
IIO	Input offset current	$V_{DD\pm} = \pm 1.5 V,$ R _S = 50 Ω	$V_{O} = 0,$	$V_{IC} = 0,$		0.5		pА
I _{IB}	Input bias current	115 - 50 22				1		pА
VICR	Common-mode input voltage range	$ V_{IO} \le 5 \text{ mV},$	R _S = 50 Ω			-0.3 to 2.2		V
	High-level output voltage	I _{OH} = -100 μA				2.94		V
VOH	High-level output voltage	I _{OH} = -200 μA				2.85		v
VOL	Low-level output voltage	$V_{IC} = 0,$	I _{OL} = 50 μA			15		mV
VOL	Low-level output voltage	V _{IC} = 0,	l _{OL} = 500 μA			150		IIIV
A. (=	Large-signal differential	V _{IC} = 1.5 V,		$R_L = 10 \text{ k}\Omega^{\dagger}$		7		V/mV
AVD	voltage amplification	V C = 1.5 V,	$V_{O} = 1 V \text{ to } 2 V$	$R_L = 1 M\Omega^{\dagger}$		600		V/IIIV
ri(d)	Differential input resistance					1012		Ω
r _{i(c)}	Common-mode input resistance					1012		Ω
^C i(c)	Common-mode input capacitance	f = 10 kHz				5		pF
z _o	Closed-loop output impedance	f = 7 kHz,	$A_V = 1$			200		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0$ to 1.7 V,	V _O = 1.5 V,	R _S = 50 Ω		83		dB
k SVR	Supply voltage rejection ratio $(\Delta V_{DD}/\Delta V_{IO})$	$V_{DD} = 2.7 V \text{ to } 8 V,$	$V_{IC} = V_{DD}/2,$	No load		95		dB
IDD	Supply current	V _O = 1.5 V,	No load			11		μA

[†]Referenced to 1.5 V



electrical characteristics at V_DD = 5 V, T_A = 25 $^\circ\text{C}$ (unless otherwise noted)

	DADAMETED				TI	V2211Y	r	
	PARAMETER	IE:	ST CONDITIONS		MIN	TYP	MAX	UNIT
VIO	Input offset voltage					0.45		mV
IIO	Input offset current	$V_{DD} \pm = \pm 2.5 V,$ R _S = 50 Ω	V _{IC} = 0,	$V_{O} = 0,$		0.5		pА
I _{IB}	Input bias current	NS = 30 32				1		pА
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω			-0.3 to 4.2		V
\/		I _{OH} = -100 μA				4.95		V
VOH	High-level output voltage	I _{OH} = -250 μA				4.875		V
Val		V _{IC} = 2.5 V,	I _{OL} = 50 μA			12		mV
VOL	Low-level output voltage	V _{IC} = 2.5 V,	I _{OL} = 500 μA			120		mv
A. (5)	Large-signal differential			$R_L = 10 \ k\Omega^{\dagger}$		12		V/mV
AVD	voltage amplification	V _{IC} = 2.5 V,	$V_{O} = 1 V \text{ to } 4 V$	$R_L = 1 M\Omega^{\dagger}$		800		V/IIIV
ri(d)	Differential input resistance			•		1012		Ω
ri(c)	Common-mode input resistance					1012		Ω
Ci(C)	Common-mode input capacitance	f = 10 kHz				5		pF
z ₀	Closed-loop output impedance	f = 7 kHz,	$A_V = 1$			200		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0$ to 2.7 V,	V _O = 2.5 V,	R _S = 50 Ω		83		dB
ksvr	Supply voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	V_{DD} = 4.4 V to 8 V,	$V_{IC} = V_{DD}/2,$	No load		95		dB
IDD	Supply current	V _O = 2.5 V,	No load			13		μA

[†]Referenced to 1.5 V




TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
VIO	Input offset voltage	Distribution vs Common-mode input voltage	1, 2 3, 4
ανιο	Input offset voltage temperature coefficient	Distribution	5, 6
I _{IB} /I _{IO}	Input bias and input offset currents	vs Free-air temperature	7
VI	Input voltage	vs Supply voltage vs Free-air temperature	8 9
VOH	High-level output voltage	vs High-level output current	10, 13
V _{OL}	Low-level output voltage	vs Low-level output current	11, 12, 14
V _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	15
IOS	Short-circuit output current	vs Supply voltage vs Free-air temperature	16 17
VO	Output voltage	vs Differential input voltage	18, 19
A _{VD}	Differential voltage amplification	vs Load resistance vs Frequency vs Free-air temperature	20 21, 22 23, 24
z ₀	Output impedance	vs Frequency	25, 26
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	27 28
k SVR	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	29, 30 31
IDD	Supply current	vs Supply voltage	32
SR	Slew rate	vs Load capacitance vs Free-air temperature	33 34
VO	Large-signal pulse response	vs Time	35, 36, 37, 38
VO	Small-signal pulse response	vs Time	39, 40, 41, 42
Vn	Equivalent input noise voltage	vs Frequency	43, 44
	Noise voltage (referred to input)	Over a 10-second period	45
THD + N	Total harmonic distortion plus noise	vs Frequency	46
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	47 48
[¢] m	Phase margin	vs Frequency vs Load capacitance	21, 22 49
	Gain margin	vs Load capacitance	50
B ₁	Unity-gain bandwidth	vs Load capacitance	51




TYPICAL CHARACTERISTICS



[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS



[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS




[†] For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V. [‡] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS








TYPICAL CHARACTERISTICS

[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS



[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS



⁺ For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS



APPLICATION INFORMATION

driving large capacitive loads

The TLV2211 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 49 and Figure 50 illustrate its ability to drive loads up to 600 pF while maintaining good gain and phase margins $(R_{null} = 0)$.

A smaller series resistor (R_{null}) at the output of the device (see Figure 52) improves the gain and phase margins when driving large capacitive loads. Figure 49 and Figure 50 show the effects of adding series resistances of 500Ω and 1000Ω . The addition of this series resistor has two effects: the first is that it adds a zero to the transfer function and the second is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the improvement in phase margin, equation (1) can be used.

$$\Delta \phi_{m1} = \tan^{-1} \left(2 \times \pi \times \text{UGBW} \times \text{R}_{\text{null}} \times \text{C}_{\text{L}} \right)$$
(1)

where :

 $\Delta \phi_{m1}$ = improvement in phase margin

- UGBW = unity-gain bandwidth frequency
 - R_{null} = output series resistance
 - C_1 = load capacitance



TLV2211, TLV2211Y Advanced LinCMOS[™] RAIL-TO-RAIL MICROPOWER SINGLE OPERATIONAL AMPLIFIERS

SLOS156B - MAY 1996 - REVISED JANUARY 1997

APPLICATION INFORMATION

driving large capacitive loads (continued)

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 51). To use equation (1), UGBW must be approximated from Figure 51.




Figure 52. Series-Resistance Circuit

driving heavy dc loads

The TLV2211 is designed to provide better sinking and sourcing output currents than earlier CMOS rail-to-rail output devices. This device is specified to sink 500 μ A and source 250 μ A at V_{DD} = 3 V and V_{DD} = 5 V at a maximum quiescent I_{DD} of 25 µA. This provides a greater than 90% power efficiency.

When driving heavy dc loads, such as 10 k Ω , the positive edge under slewing conditions can experience some distortion. This condition can be seen in Figure 37. This condition is affected by three factors.

- Where the load is referenced. When the load is referenced to either rail, this condition does not occur. The • distortion occurs only when the output signal swings through the point where the load is referenced. Figure 38 illustrates two 10-k Ω load conditions. The first load condition shows the distortion seen for a 10-k Ω load tied to 2.5 V. The third load condition shows no distortion for a 10-k Ω load tied to 0 V.
- Load resistance. As the load resistance increases, the distortion seen on the output decreases. Figure 38 illustrates the difference seen on the output for a 10-k Ω load and a 100-k Ω load with both tied to 2.5 V.
- Input signal edge rate. Faster input edge rates for a step input result in more distortion than with slower input edge rates.




APPLICATION INFORMATION


macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 6) and subcircuit in Figure 53 are generated using the TLV2211 typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit







PSpice and Parts are trademark of MicroSim Corporation.




TLV2211, TLV2211Y Advanced LinCMOS[™] RAIL-TO-RAIL **MICROPOWER SINGLE OPERATIONAL AMPLIFIERS**

SLOS156B - MAY 1996 - REVISED JANUARY 1997

MECHANICAL INFORMATION

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusion.



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLV2211CDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV2211CDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV2211CDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV2211CDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV2211IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV2211IDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV2211IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated