TLV2721, TLV2721Y Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS197A – AUGUST1997 – REVISED MARCH 2001

- Output Swing Includes Both Supply Rails
- Low Noise . . . 19 nV/ \sqrt{Hz} Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Single-Supply 3-V and 5-V Operation
- Very Low Power . . . 110 μA Typ
- Common-Mode Input Voltage Range Includes Negative Rail
- Wide Supply Voltage Range 2.7 V to 10 V
- Macromodel Included

description

DBV PACKAGE (TOP VIEW) OUT 1 5 V_{DD-}/GND V_{DD+} 2 IN+ 3 4 IN-

The TLV2721 is a single low-voltage operational amplifier available in the SOT-23 package. It offers a compromise between the ac performance and output drive of the TLV2731 and the micropower TLV2711.

It consumes only 150 μ A (max) of supply current and is ideal for battery-powered applications. The device exhibits rail-to-rail output performance for increased dynamic range in single- or split-supply applications. The TLV2721 is fully characterized at 3 V and 5 V and is optimized for low-voltage applications.

The TLV2721, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs).

With a total area of 5.6mm², the SOT-23 package only requires one third the board space of the standard 8-pin SOIC package. This ultra-small package allows designers to place single amplifiers very close to the signal source, minimizing noise pick-up from long PCB traces.

T.	Vie max AT 25°C	PACKAGED DEVICES	SYMBOL	CHIP FORM‡
TA	V _{IO} max AT 25°C	SOT-23 (DBV)†	STMBOL	FORM+ (Y)
0°C to 70°C	3 mV	TLV2721CDBV	VAKC	TLV2721Y
-40°C to 85°C	3 mV	TLV2721IDBV	VAKI	

AVAILABLE OPTIONS

[†] The DBV package available in tape and reel only.

[‡] Chip forms are tested at $T_A = 25^{\circ}C$ only.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Advanced LinCMOS is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2001, Texas Instruments Incorporated

SLOS197A - AUGUST1997 - REVISED MARCH 2001

TLV2721Y chip information


This chip, when properly assembled, displays characteristics similar to the TLV2721C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.





SLOS197A - AUGUST1997 - REVISED MARCH 2001

equivalent schematic



ESD, bias, and trim circuitry



SLOS197A - AUGUST1997 - REVISED MARCH 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, V _{ID} (see Note 2)	
Input voltage range, V _I (any input, see Note 1)	
Input current, I _I (each input)	±5 mA
Output current, I _O	±50 mA
Total current into V _{DD+}	±50 mA
Total current out of V _{DD}	±50 mA
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : TLV2721C	0°C to 70°C
TLV2721I	–40°C to 85°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DBV packa	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to VDD-.

 Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below V_{DD} – 0.3 V.

3. The output can be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
DBV	150 mW	1.2 mW/°C	96 mW	78 mW

recommended operating conditions

	TLV2721C		TL	UNIT	
	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V _{DD} (see Note 1)	2.7	10	2.7	10	V
Input voltage range, VI	V _{DD} -	V _{DD+} -1.3	V _{DD} -	V _{DD+} -1.3	V
Common-mode input voltage, VIC	V _{DD} -	V _{DD+} -1.3	V _{DD} -	V _{DD+} -1.3	V
Operating free-air temperature, T _A	0	70	-40	85	°C

NOTE 1: All voltage values, except differential voltages, are with respect to V_{DD} -.



SLOS197A - AUGUST1997 - REVISED MARCH 2001

electrical characteristics at specified free-air temperature, V_{DD} = 3 V (unless otherwise noted)

		TEAT AS		- +	Т	LV27210	C	1	FLV2721					
	PARAMETER	TEST CON	DITIONS	TA‡	MIN	TYP	MAX	MIN	TYP	MAX	UNIT			
VIO	Input offset voltage					0.5	3		0.5	3	mV			
αNO	Temperature coefficient of input offset voltage			Full range		1			1		μV/°C			
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 V,$ $V_{O} = 0,$	$V_{IC} = 0,$ R _S = 50 Ω	25°C		0.003			0.003		μV/m			
IIO	Input offset current			25°C		0.5	60		0.5	60	pА			
10	input onset current			Full range			150			150	P7.			
IIB	Input bias current			25°C		1	60		1	60	pА			
чв	input bias current			Full range			150			150	PΛ			
\/	Common-mode input	Do 50.0	1)/: = 1 < 5 m)/	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		v			
VICR	voltage range	R _S = 50 Ω,	V O ≤5 mV	Full range	0 to 1.7			0 to 1.7			V			
		I _{OH} = -100 μA		25°C		2.97			2.97					
∨он	High-level output voltage			25°C		2.88			2.88		V			
-	vollage	I _{OH} = -400 μA		Full range	2.6			2.6						
		V _{IC} = 1.5 V, I _{OL} = 50 μA 25°C 15			15									
VOL	Low-level output voltage			25°C		150			150		m٧			
	vollage	V _{IC} = 1.5 V,	I _{OL} = 500 μA	IOL = 500 μA	$OL = 300 \mu A$	IOL = 300 μA	Full range			500			500	
	Large-signal		P: - 2 k0t 25°	25°C	2	3		2	3					
AVD	differential voltage	$V_{IC} = 1.5 V,$ $V_{O} = 1 V \text{ to } 2 V$		Full range	1	1		1	1		V/m			
	amplification	VO = 1 V 10 2 V	$R_L = 1 M\Omega^{\ddagger}$	25°C		250			250					
^r id	Differential input resistance			25°C		10 ¹²			10 ¹²		Ω			
ric	Common-mode input resistance			25°C		10 ¹²			1012		Ω			
c _{ic}	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF			
z _o	Closed-loop output impedance	f = 10 kHz,	A _V = 10	25°C		90			90		Ω			
CMPP	Common-mode	$V_{IC} = 0$ to 1.7 V,		25°C	70	82		70	82		٩D			
CMRR	rejection ratio	V _O = 1.5 V,	$R_S = 50 \Omega$	Full range	65			65			dB			
koup	Supply voltage	V _{DD} = 2.7 V to 8	V,	25°C	80	95		80	95		40			
ksvr	rejection ratio (ΔV _{DD} /ΔV _{IO})	$V_{IC} = V_{DD}/2$,	No load	Full range	80			80			dB			
1	Supply ourrest		Nolood	25°C		100	150		100	150				
DD	Supply current	V _O = 1.5 V,	No load	Full range			200			200	μA			

[†] Full range for the TLV2721C is 0°C to 70°C. Full range for the TLV2721I is – 40°C to 85°C.

‡Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at T_A = 150°C extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



SLOS197A - AUGUST1997 - REVISED MARCH 2001

operating characteristics at specified free-air temperature, V_{DD} = 3 V

	DADAMETER	TEAT COND		- +	Т	LV2721	C		TLV2721										
	PARAMETER	TEST COND	ITIONS	TA [†]	MIN	TYP	MAX	MIN	TYP	MAX	UNIT								
	Slew rate at unity	V _O = 1.1 V to 1.9 V,	$P_{1} = 2 k_{0} t$	25°C	0.1	0.25		0.1	0.25										
SR	gain	$C_{L} = 100 \text{ pF}^{\ddagger}$	RL = 2 K32+,	Full range	0.05			0.05			V/µs								
V	Equivalent input	f = 10 Hz		25°C		120			120		nV/√Hz								
Vn	noise voltage	f = 1 kHz		25°C	20			20											
M	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		680			680										
VN(PP)	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C	860			860			mV								
I _n	Equivalent input noise current			25°C	0.6		0.6			fA/√Hz									
		$V_0 = 1 V \text{ to } 2 V,$	A _V = 1	25°C		2.52%			2.52%										
	Total harmonic	f = 20 kHz, R _L = 2 kΩ [‡]	A _V = 10	25.0		7.01%			7.01%										
THD+N	distortion plus noise	$V_0 = 1 V \text{ to } 2 V,$	A _V = 1	25°C		0.076%			0.076%										
		f = 20 kHz, R _L = 2 kΩ§	A _V = 10	25.0		0.147%			0.147%										
	Gain-bandwidth product	f = 1 kHz, C _L = 100 pF [‡]	$R_L = 2 k\Omega^{\ddagger},$	25°C		480			480		kHz								
BOM	Maximum output-swing bandwidth	$V_{O}(PP) = 1 V,$ $R_L = 2 k\Omega^{\ddagger},$	A _V = 1, C _L = 100 pF‡	25°C	30		5°C 30		30		30		30		30		30		kHz
+	Settling time	$A_V = -1$, Step = 1 V to 2 V,	To 0.1%	25°C		4.5			4.5		μs								
t _S	$R_1 = 2 k_0 + 1$		25°C	6.8		6.8		μs											
[¢] m	Phase margin at unity gain	$R_{I} = 2 k\Omega^{\ddagger},$	$R_{l} = 2 k\Omega^{\ddagger}, \qquad C_{l} = 100 pF^{\ddagger}$			53°			53°										
	Gain margin	1 -		25°C		12			12		dB								

[†] Full range is –40°C to 85°C. [‡] Referenced to 1.5 V

§ Referenced to 0 V



SLOS197A - AUGUST1997 - REVISED MARCH 2001

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

		TEAT AS	DITIONS	- +	Т	LV27210		1	[LV2721]		
	PARAMETER	TEST CON	DITIONS	TA‡	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage					0.5	3		0.5	3	mV
αΛIΟ	Temperature coefficient of input offset voltage			Full range		1			1		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0,$ R _S = 50 Ω	25°C		0.003			0.003		μV/m
10	Input offset current			25°C		0.5	60		0.5	60	pА
.10	input onoor ourront			Full range			150			150	P/1
IВ	Input bias current			25°C		1	60		1	60	pА
	•			Full range			150			150	
\/	Common-mode input	Da 50.0	1)// a l < E ma)/	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2		v
VICR	voltage range	R _S = 50 Ω,	V _{IO} ≤5 mV	Full range	0 to 3.5			0 to 3.5			v
	High-level output	I _{OH} = -500 μA		0500	4.75	4.88		4.75	4.88		v
Vон	voltage	I _{OH} = -1 mA		25°C	4.6	4.76		4.6	4.76		v
		V _{IC} = 2.5 V,	I _{OL} = 50 μA	25°C		12			12		
VOL	Low-level output voltage	V _{IC} = 2.5 V,	c = 2.5 V, I _{OL} = 500 μA	25°C		120			120		mV
	vollago	$v_{\rm IC} = 2.5 v_{\rm c}$	IOL = 300 μA	Full range			500			500	
	Large-signal		B alot	25°C	3	5		3	5		
AVD	differential voltage	$V_{IC} = 2.5 V,$ $V_{O} = 1 V \text{ to } 4 V$	$R_L = 2 k\Omega^{\ddagger}$	Full range	1			1			V/mV
	amplification	0	$R_L = 1 M\Omega^{\ddagger}$	25°C		800			800		
^r id	Differential input resistance			25°C		10 ¹²			10 ¹²		Ω
r _{ic}	Common-mode input resistance			25°C		1012			1012		Ω
c _{ic}	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF
z _o	Closed-loop output impedance	f = 10 kHz,	A _V = 10	25°C		70			70		Ω
	Common-mode	$V_{IC} = 0$ to 2.7 V,	V _O = 1.5 V,	25°C	70	85		70	85		٦D
CMRR	rejection ratio	R _S = 50 Ω	<u> </u>	Full range	65			65			dB
ksvr	Supply voltage rejection ratio	$V_{DD} = 4.4 \text{ V to 8}$		25°C	80	95		80	95		dB
	$(\Delta V_{DD} / \Delta V_{IO})$	$V_{IC} = V_{DD}/2$,	Nie le e el	Full range	80			80			
100	Supply current		No load	25°C		110	150		110	150	
DD	Supply current	V _O = 2.5 V,	NU IUau	Full range			200			200	μA

[†] Full range for the TLV2721C is 0°C to 70°C. Full range for the TLV2721I is – 40°C to 85°C.

‡Referenced to 2.5 V

NOTE 5: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at T_A = 150°C extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



SLOS197A - AUGUST1997 - REVISED MARCH 2001

operating characteristics at specified free-air temperature, V_{DD} = 5 V

				- +	Т	LV2721	C		TLV2721		
	PARAMETER	TEST CONDITIONS		TA [†]	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Slew rate at unity	V _O = 1.5 V to 3.5 V,	$R_{I} = 2 k\Omega^{\ddagger},$	25°C	0.1	0.25		0.1	0.25		
SR	gain	$C_L = 100 \text{ pF}^{\ddagger}$	RL = 2 K32+,	Full range	0.05			0.05			V/µs
V	Equivalent input	f = 10 Hz		25°C		90			90		nV/√Hz
Vn	noise voltage	f = 1 kHz		25°C		19			19		nv/vHz
Peak-to-peak		f = 0.1 Hz to 1 Hz		25°C		800			800		
VN(PP)	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C		960			960		mV
In	Equivalent input noise current			25°C		0.6			0.6		fA/√Hz
		$V_{O} = 1.5 V \text{ to } 3.5 V,$	A _V = 1	0500		2.45%			2.45%		
THD+N	Total harmonic		A _V = 10	25°C		5.54%			5.54%		
THD+N	distortion plus noise	$V_{O} = 1.5 V \text{ to } 3.5 V,$	A _V = 1	25°C		0.142%			0.142%		
		f = 20 kHz, R _L = 2 kΩ§	A _V = 10			0.257%			0.257%		
	Gain-bandwidth product	f = 1 kHz, C _L = 100 pF [‡]	$R_L = 2 k\Omega^{\ddagger},$	25°C		510			510		kHz
B _{OM}	Maximum output- swing bandwidth	$V_{O(PP)} = 1 V,$ R _L = 2 k Ω^{\ddagger} ,	A _V = 1, C _L = 100 pF‡	25°C		40			40		kHz
t _s	Settling time	A _V = -1, Step = 1.5 V to 3.5 V,	To 0.1%	25°C		6.8			6.8		μs
۰S		R _L = 2 kΩ [‡] , C _L = 100 pF [‡]	To 0.01%	25°C		9.2			9.2		μο
[¢] m	Phase margin at unity gain	R _L = 2 kΩ [‡] ,	C _L = 100 pF‡	25°C		53°			53°		
	Gain margin]		25°C		12			12		dB

[†] Full range is –40°C to 85°C. [‡] Referenced to 2.5 V

§ Referenced to 0 V



SLOS197A - AUGUST1997 - REVISED MARCH 2001

electrical characteristics at V_DD = 3 V, T_A = 25 $^\circ\text{C}$ (unless otherwise noted)

		теет о			TI	V2721Y	,		
	PARAMETER	IESI C	ONDITIONS		MIN	TYP	MAX	UNIT	
VIO	Input offset voltage					620		μV	
lio	Input offset current	$V_{DD} \pm = \pm 1.5 \text{ V},$ R _S = 50 Ω	V _{IC} = 0,	V _O = 0,		0.5	60	pА	
I _{IB}	Input bias current	113 = 30 32				1	60	pА	
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω			-0.3 to 2.2		V	
Vон	High-level output voltage	I _{OH} = -100 μA				2.97		V	
Val		V _{IC} = 1.5 V,	l _{OL} = 50 μ/		15		mV		
VOL	Low-level output voltage	Low-level output voltage $V_{IC} = 1.5 \text{ V}, \qquad I_{OL} = 500 \mu\text{A}$		μA		150			
A	Large-signal differential		$R_L = 2 k\Omega^{\dagger}$	†		3			
AVD	voltage amplification	$V_{O} = 1 V \text{ to } 2 V$	R _L = 1 MΩ	†	250			V/mV	
^r id	Differential input resistance					1012		Ω	
r _{ic}	Common-mode input resistance					1012		Ω	
c _{ic}	Common-mode input capacitance	f = 10 kHz				6		pF	
z _o	Closed-loop output impedance	f = 10 kHz,	A _V = 10			90		Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = 0$ to 1.7 V,	V _O = 0,	R _S = 50 Ω		82		dB	
ksvr	Supply voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	$V_{DD} = 2.7 \text{ V to 8 V},$	V _{IC} = 0,	No load		95		dB	
IDD	Supply current	V _O = 0,	No load			100		μA	

[†]Referenced to 1.5 V

electrical characteristics at V_DD = 5 V, T_A = 25 $^\circ\text{C}$ (unless otherwise noted)

		TEST			TI	_V2721Y	·		
	PARAMETER	IESI C	ONDITIONS		MIN	TYP	MAX	UNIT	
VIO	Input offset voltage					610		μV	
١O	Input offset current	$V_{DD} \pm = \pm 1.5 V,$ Rs = 50 Ω	$V_{IC} = 0,$	V _O = 0,		0.5	60	pА	
I _{IB}	Input bias current	115 = 30 32				1	60	pА	
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω			-0.3 to 4.2		V	
VOH	High-level output voltage	I _{OH} = -500 μA				4.88		V	
Max	Low-level output voltage	V _{IC} = 2.5 V,	loL = 50 μ.	A		12		mV	
VOL	Low-level output voltage	V _{IC} = 2.5 V,	I _{OL} = 500	μA		120		IIIV	
A	Large-signal differential		$R_L = 2 k\Omega^{\dagger}$	t		5		\//ma\/	
AVD	voltage amplification	$V_{O} = 1 V \text{ to } 4 V$	R _L = 1 MΩ	1	800			V/mV	
^r id	Differential input resistance					1012		Ω	
ric	Common-mode input resistance					1012		Ω	
cic	Common-mode input capacitance	f = 10 kHz				6		pF	
z _o	Closed-loop output impedance	f = 10 kHz,	A _V = 10			70		Ω	
CMRR	Common-mode rejection ratio	V _{IC} = 0 to 1.7 V,	V _O = 0,	R _S = 50 Ω		85		dB	
k SVR	Supply voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	V _{DD} = 2.7 V to 8 V,	$V_{IC} = 0,$	No load		95		dB	
IDD	Supply current	V _O = 0,	No load			110		μA	
- <i>i</i>									

[†]Referenced to 2.5 V



SLOS197A - AUGUST1997 - REVISED MARCH 2001

TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURE
VIO	Input offset voltage	Distribution vs Common-mode input voltage	1, 2 3, 4
αVIO	Input offset voltage temperature coefficient	Distribution	5, 6
IIB/IIO	Input bias and input offset currents	vs Free-air temperature	7
VI	Input voltage	vs Supply voltage vs Free-air temperature	8 9
Vон	High-level output voltage	vs High-level output current	10, 13
VOL	Low-level output voltage	vs Low-level output current	11, 12, 14
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	15
IOS	Short-circuit output current	vs Supply voltage vs Free-air temperature	16 17
VO	Output voltage	vs Differential input voltage	18, 19
AVD	Differential voltage amplification	vs Load resistance	20
AVD	Large signal differential voltage amplification	vs Frequency vs Free-air temperature	21, 22 23, 24
z _o	Output impedance	vs Frequency	25, 26
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	27 28
ksvr	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	29, 30 31
IDD	Supply current	vs Supply voltage	32
SR	Slew rate	vs Load capacitance vs Free-air temperature	33 34
Vo	Inverting large-signal pulse response		35, 36
Vo	Voltage-follower large-signal pulse response		37, 38
Vo	Inverting small-signal pulse response		39, 40
Vo	Voltage-follower small-signal pulse response		41, 42
Vn	Equivalent input noise voltage	vs Frequency	43, 44
	Input noise voltage (referred to input)	Over a 10-second period	45
THD + N	Total harmonic distortion plus noise	vs Frequency	46
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	47 48
[¢] m	Phase margin	vs Frequency vs Load capacitance	21, 22 51, 52
	Gain margin	vs Load capacitance	49, 50
B ₁	Unity-gain bandwidth	vs Load capacitance	53, 54



TLV2721, TLV2721Y Advanced LinCMOS[™] RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS197A – AUGUST1997 – REVISED MARCH 2001


TYPICAL CHARACTERISTICS





TLV2721, TLV2721Y Advanced LinCMOS[™] RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS197A – AUGUST1997 – REVISED MARCH 2001

TYPICAL CHARACTERISTICS




[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




SLOS197A - AUGUST1997 - REVISED MARCH 2001

TYPICAL CHARACTERISTICS





SLOS197A - AUGUST1997 - REVISED MARCH 2001




TYPICAL CHARACTERISTICS



SLOS197A - AUGUST1997 - REVISED MARCH 2001







SLOS197A - AUGUST1997 - REVISED MARCH 2001

TYPICAL CHARACTERISTICS





Figure 22



TLV2721, TLV2721Y Advanced LinCMOS[™] RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS197A – AUGUST1997 – REVISED MARCH 2001


TYPICAL CHARACTERISTICS





TLV2721, TLV2721Y Advanced LinCMOSTM RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS197A - AUGUST1997 - REVISED MARCH 2001


TYPICAL CHARACTERISTICS



[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V. [‡] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SLOS197A - AUGUST1997 - REVISED MARCH 2001




TYPICAL CHARACTERISTICS



TLV2721, TLV2721Y Advanced LinCMOS[™] RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS197A – AUGUST1997 – REVISED MARCH 2001


TYPICAL CHARACTERISTICS





TLV2721, TLV2721Y Advanced LinCMOSTM RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS 197A – AUGUST 1997 – REVISED MARCH 2001


TYPICAL CHARACTERISTICS






TLV2721, TLV2721Y Advanced LinCMOSTM RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS197A – AUGUST1997 – REVISED MARCH 2001

TYPICAL CHARACTERISTICS





SLOS197A - AUGUST1997 - REVISED MARCH 2001




TYPICAL CHARACTERISTICS



SLOS197A – AUGUST1997 – REVISED MARCH 2001

TYPICAL CHARACTERISTICS





APPLICATION INFORMATION

driving large capacitive loads

The TLV2721 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 49 through Figure 54 illustrate its ability to drive loads greater than 100 pF while maintaining good gain and phase margins ($R_{null} = 0$).

A small series resistor (R_{null}) at the output of the device (Figure 55) improves the gain and phase margins when driving large capacitive loads. Figure 49 through Figure 52 show the effects of adding series resistances of 100 Ω , 200 Ω , 500 Ω , and 1 k Ω . The addition of this series resistor has two effects: the first effect is that it adds a zero to the transfer function and the second effect is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the approximate improvement in phase margin, equation 1 can be used.

$$\Delta \phi_{m1} = \tan^{-1} \left(2 \times \pi \times \text{UGBW} \times \text{R}_{null} \times \text{C}_{L} \right)$$
(1)

Where :


 $\Delta \phi_{m1}$ = Improvement in phase margin

UGBW = Unity-gain bandwidth frequency

R_{null} = Output series resistance

 C_1 = Load capacitance

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (Figure 53 and Figure 54). To use equation 1, UGBW must be approximated from Figure 54 and Figure 55.





The TLV2721 is designed to provide better sinking and sourcing output currents than earlier CMOS rail-to-rail output devices. This device is specified to sink 500 μ A and source 1 mA at V_{DD} = 5 V at a maximum quiescent I_{DD} of 200 μ A. This provides a greater than 80% power efficiency.

When driving heavy dc loads, such as $2 k\Omega$, the positive edge under slewing conditions can experience some distortion. This condition can be seen in Figure 37. This condition is affected by three factors:

- Where the load is referenced. When the load is referenced to either rail, this condition does not occur. The distortion occurs only when the output signal swings through the point where the load is referenced. Figure 38 illustrates two 2-kΩ load conditions. The first load condition shows the distortion seen for a 2-kΩ load tied to 2.5 V. The third load condition in Figure 38 shows no distortion for a 2-kΩ load tied to 0 V.
- Load resistance. As the load resistance increases, the distortion seen on the output decreases. Figure 38 illustrates the difference seen on the output for a $2-k\Omega$ load and a $100-k\Omega$ load with both tied to 2.5 V.
- Input signal edge rate. Faster input edge rates for a step input result in more distortion than with slower input edge rates.



SLOS197A - AUGUST1997 - REVISED MARCH 2001


APPLICATION INFORMATION


macromodel information

Macromodel information provided was derived using Microsim Parts™, the model generation software used with Microsim PSpice™. The Boyle macromodel (see Note 6) and subcircuit in Figure 56 are generated using the TLV2721 typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit







PSpice and Parts are trademark of MicroSim Corporation.

Macromodels, simulation models, or other models provided by TI, directly or indirectly, are not warranted by TI as fully representing all of the specification and operating characteristics of the semiconductor product to which the model relates.




MPDS018D - FEBRUARY 1996 - REVISED JANUARY 2001

MECHANICAL INFORMATION

PLASTIC SMALL-OUTLINE

DBV (R-PDSO-G5)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated