SLVS312A – JULY 2000 – REVISED DECEMBER 2002

- Overvoltage Protection and Lockout for 12 V, 5 V, 3.3 V
- Undervoltage Protection and Lockout for 5 V and 3.3 V
- Fault Protection Output With Open-Drain Output Stage
- Open-Drain Power Good Output Signal for Power Good Input, 3.3 V and 5 V
- Power Good Delay; 300-ms TPS3510, 150-ms TPS3511
- 75-ms Delay for 5-V and 3.3-V Power Supply Short-Circuit Turnon Protection
- 2.3-ms PSON Control to FPO Turnoff Delay
- 38-ms PSON Control Debounce
- 73-µs Width Noise Deglitches
- Wide Supply Voltage Range From 4 V to 15 V

description


The TPS3510/1 is designed to minimize external components of personal-computer switching power supply systems. It provides protection circuits, power good indicator, fault protection output (FPO) and PSON control.

Overvoltage protection (OVP) monitors 3.3 V, 5 V, and 12 V (12-V signal detects via V_{DD} pin). Undervoltage protection (UVP) monitors 3.3 V and 5 V. When an OV or UV condition is detected, the power good output (PGO) is set to low and FPO is latched high. PSON from low to high resets the protection latch. UVP function is enabled 75 ms after PSON is set low and debounced. Furthermore, there is a 2.3-ms delay (and an additional 38-ms debounce) at turnoff. There is no delay during turnon.

Power good feature monitors PGI, 3.3 V and 5 V and issues a power good signal when the output is ready.

The TPS3510/1 is characterized for operation from -40°C to 85°C.

typical application






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated



SLVS312A - JULY 2000 - REVISED DECEMBER 2002

FUNCTION TABLE

PGI	PSON	UV CONDITION (3.3 V OR 5 V)	OV CONDITION (3.3 V, 5 V, OR 12 V)	FPO	PGO			
<0.95 V	L	no	no	L	L			
<0.95 V	L	no	yes	Н	L			
<0.95 V	L	yes	no	L	L			
0.95 V <pgi<1.15 td="" v<=""><td>L</td><td>no</td><td>no</td><td>L</td><td>L</td></pgi<1.15>	L	no	no	L	L			
0.95 V <pgi<1.15 td="" v<=""><td>L</td><td>no</td><td>yes</td><td>Н</td><td>L</td></pgi<1.15>	L	no	yes	Н	L			
0.95 V <pgi<1.15 td="" v<=""><td>L</td><td>yes</td><td>no</td><td>Н</td><td>L</td></pgi<1.15>	L	yes	no	Н	L			
PGI > 1.15 V	L	no	no	L	Н			
PGI > 1.15 V	L	no	yes	Н	L			
PGI > 1.15 V	L	yes	no	Н	L			
х	Н	х	х	Н	L			

x = don't care FPO = L means: fault IS NOT latched FPO = H means: fault IS latched

PGO = L means: fault

PGO = H means: NO fault



SLVS312A - JULY 2000 - REVISED DECEMBER 2002

FPO

PSON

PGO

<-

12 V OV POR ⊥ Ş + VS5 ≶ R Ş 5 V OV S Q ◀_ **73-μs** П Debounce Ş Ś ÷ VS33 2.3-ms **73-μs** ξ VDD Delay Debounce ≥ 3.3 V OV 38-ms Л Debounce П $\left\{ \right\}$ 4 3.3 V UV 75-ms ÷ Delay Г VDD 5 V UV Г Ş PGI1 **150-**μs Delay[†] Г Debounce Band-Gap Reference PGI2 1.15 V 150-µs Debounce Т and PGI 4.8-ms Delay Band-Gap

functional block diagram

VDD




Reference 0.95 V

[†] 300 ms for TPS3510 and 150 ms for TPS3511

SLVS312A - JULY 2000 - REVISED DECEMBER 2002

timing diagram



Terminal Functions

TERMIN	IAL	1/0	DECODIDENCI			
NAME	NO.	1/0	DESCRIPTION			
FPO	3	0	Inverted fault protection output, open drain output stage			
GND	2		Ground			
PGI	1	Ι	er good input			
PGO	8	0	er good output, open drain output stage			
PSON	4	Ι	OFF control			
V _{DD}	7	Ι	ly voltage/12 V overvoltage protection input pin			
VS33	5	Ι	over/undervoltage protection			
VS5	6	I	5 V over/undervoltage protection			



detailed description

power good and power good delay

A PC power supply is commonly designed to provide a power-good signal, which is defined by the computer manufacturers. PGO is a power-good signal and should be asserted high by the PC power supply to indicate that the 5-V and 3.3-V outputs are above the under-voltage threshold limit. At this time the converter should be able to provide enough power to ensure continuous operation within the specification. Conversely, when either the 5-V or the 3.3-V output voltages fall below the under-voltage threshold, or when ac power has been removed for a time sufficiently long so that power supply operation is no longer ensured, PGO should be de-asserted to a low state.

Figure 1 represents the timing characteristics of the power good (PGO), dc enable (PSON), and the 5 V/3.3 V supply rails.




Figure 1. Timing of PSON and PGO

Although there is no requirement to meet specific timing parameters, the following signal timings are recommended:

2 ms \leq t2 \leq 20 ms, 100 ms < t3 < 2000 ms, t4 > 1 ms, t5 \leq 10 ms

Furthermore motherboards should be designed to comply with the previously recommended timing. If timings other than these are implemented or required, this information should be clearly specified.

The TPS3510/1 family of power-supply supervisors provides a power-good output (PGO) for the 3.3-V and 5-V supply voltage rails and a separate power-good input (PGI). An internal timer is used to generate a power-good delay. If the voltage signals at PGI, VS33, and VS5 rise above the under-voltage threshold, the open-drain power-good output (PGO) goes high after a delay of 150 ms or 300 ms. When the PGI voltage or either the 3.3-V and 5-V power rails drops below the under-voltage threshold, PGO is disabled immediately (after 150- μ s debounce).

power supply remote on/off (PSON) and fault protect output (FPO)

Since the latest personal computer generation focuses on easy turnon and power saving functions, the PC power supply requires two characteristics. One is a dc power supply remote on/off function, the other is standby voltage to achieve very low power consumption of the PC system. Thus the main power needs to be shut down.

The power supply remote on/off (\overline{PSON}) is an active low signal that turns on all of the main power rails including 3.3 V, 5 V, -5 V, 12 V, and -12 V power rails. When this signal is held high by the PC motherboard or left open circuited, the signal of the fault protect output (\overline{FPO}) also goes high. Thus, the main power rails should not deliver current and should be held at 0 V.



SLVS312A - JULY 2000 - REVISED DECEMBER 2002

power supply remote on/off (PSON) and fault protect output (FPO)(continued)

When the FPO signal is held high due to an occurring fault condition, the fault status is latched and the outputs of the main power rails should not deliver current but are held at 0 V. Toggling the power supply remote on/off (PSON) from low to high resets the fault-protection latch. During this fault condition only the standby power is not affected.

When PSON goes from high to low or low to high, the 38-ms debounce block is active to avoid a glitch on the input that disables/enables the FPO output. During this period the under-voltage function is disabled for 75 ms to prevent turnon failure. At turnoff, there is an additional delay of 2.3 ms from PSON to FPO.

Power should be delivered to the rails only if the PSON signal is held at ground potential, thus FPO is active-low. The FPO pin can be connected to 5 V (or up to 15 V) through a pullup resistor.

undervoltage protection

The TPS3510/1 provides under-voltage protection (UVP) for the 3.3-V and 5-V rails. When an undervoltage condition appears at either one of the 3.3-V (VS33) or 5-V (VS5) input pins for more than 146 μ s, the FPO output goes high and PGO goes low. Also, this fault condition is latched until PSON is toggled from low to high or V_{DD} is removed.

The need for undervoltage protection is often overlooked in off-line switching power supply system design. But it is very important in battery-powered or hand-held equipment since the TTL or CMOS logic often results in malfunction.

In flyback or forward-type off-line switching power supplies, usually designed for low power, the overload protection design is very simple. Most of these types of power supplies are only sensing the input current for an overload condition. The trigger point needs to be set much higher than the maximum load in order to prevent false turnon.

However, this causes one critical problem. If the connected load is larger than the maximum allowable load but smaller than the trigger point, the system always becomes overheated with failure and damage occurring.

overvoltage protection

The overvoltage protection (OVP) of TPS3510/1 monitors 3.3 V, 5 V, and 12 V (12 V is sensed via the V_{DD} pin). When an overvoltage condition appears at one of the 3.3-V, 5-V, or 12-V input pins for more than 73 µs, the FPO output goes high and PGO goes low. Also, this fault condition is latched until PSON is toggled from low to high or V_{DD} is removed. During fault conditions, most power supplies have the potential to deliver higher output voltages than those normally specified or required. In unprotected equipment, it is possible for output voltages to be high enough to cause internal or external damage of the system. To protect the system under these abnormal conditions, it is common practice to provide overvoltage protection within the power supply.

Because TTL and CMOS circuits are very vulnerable to overvoltages, it is becoming industry standard to provide overvoltage protection on all 3.3-V and 5-V outputs. However, not only the 3.3-V and 5-V rails for the logic circuits on the motherboard need to be protected, but also the 12-V peripheral devices such as the hard disk, floppy disk, and CD-ROM players etc., need to be protected.

short-circuit power supply turnon

During safety testing the power supply might have tied the output voltage direct to ground. If this happens during the normal operating, this is called a short-circuit or over-current condition. When it happens before the power supply turns on, this is called a short-circuit power supply turnon. It can happen during the design period, in the production line, at quality control inspection or at the end user. The TPS3510/1 provides an undervoltage protection function with a 75-ms delay after PSON is set low.



SLVS312A - JULY 2000 - REVISED DECEMBER 2002

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note1)	16 V
Output voltage V _O : FPO	
PGO	
All other pins (see Note 1)	–0.3 V to 16 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 85°C
Operating free-air temperature range, T _A Storage temperature range, T _{stg}	

 [†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
 NOTE 1: All voltage values are with respect to GND.

DISSIPATION RATING TABLE								
PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING				
Р	1092 mW	8.74 mW/°C	699 mW	568 mW				
D	730 mW	5.84 mW/°C	467 mW	379 mW				

recommended operating conditions at specified temperature range

		MIN NOM	MAX	UNIT
Supply voltage, V _{DD}		4	15	V
	PSON, VS5, VS33		7	
Input voltage, V _I	PGI	V _{DD} + (max	V _{DD} + 0.3 V (max = 7 V)	
	FPO		15	
Output voltage, VO	PGO		7 VDD + 0.3 V (max = 7 V) 15 7 20 10	V
	FPO		20	mA
Output sink current, IO,sink	PGO		10	
Supply voltage rising time, tr	See Note 2	1		ms
Operating free-air temperature range, 1	Ā	-40	85	°C

NOTE 2: V_{DD} rising and falling slew rate must be less than 14 V/ms.



SLVS312A – JULY 2000 – REVISED DECEMBER 2002

electrical characteristics over recommended operating conditions (unless otherwise noted)

overvoltage protection

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		VS33		3.7	3.9	4.1	
Overvoltage threshold	VS5		5.7	6.1	6.5	V	
		V _{DD}		13.2	13.8	14.4	
ILKG	Leakage current (FPO)		V(FPO) = 5 V			5	μA
VOL	Low-level output voltage (FPO)		V _{DD} = 5 V, I _{sink} = 20 mA			0.7	V
	Noise deglitch time OVP		V _{DD} = 5 V	35	73	110	μs

PGI and PGO

	PARAMETE	R		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input threshold voltage (PGI)		PGI1		1.1	1.15	1.2	
VPGI			PGI2		0.9	0.95	1	V
.,					2	2.2	2.4	
VIT	Undervoltage threshold		VS5		3.3	3.5	3.7	V
I _{LKG}	Leakage current (PGO)			PGO = 5 V			5	μA
VOL	Low-level output voltage (PGO)		_	$V_{DD} = 4 V$, $I_{sink} = 10 mA$			0.4	V
	Short-circuit protection delay		3.3 V, 5 V		49	75	114	ms
		TP3510			200	300	450	
^t d1	Delay time	TP3511	PGI to PGO	V _{DD} = 5 V	100	150	225	ms
			PGI to FPO		3.2 4.8	7.2		
			PGI to PGO		88	150	225	
	Noise deglitch time		PGI to FPO	V _{DD} = 5 V	180	296	445	μs
			UVP to FPO]	82	146	220	

PSON control

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ц	Input pullup current	PSON = 0 V		120		μA
VIH	High-level input voltage		2.4			V
$V_{ L}$	Low-level input voltage				1.2	V
tb	Debounce time (PSON)	$V_{DD} = 5 V$	24	38	57	ms
t _{d2}	Delay time (PSON to FPO)	$V_{DD} = 5 V$	t _b +1.1	t _b +2.3	t _b +4	ms


total device

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IDD	Supply current	PSON = 5 V			1	mA




SLVS312A - JULY 2000 - REVISED DECEMBER 2002

TYPICAL CHARACTERISTICS





SLVS312A - JULY 2000 - REVISED DECEMBER 2002



TYPICAL CHARACTERISTICS




SLVS312A - JULY 2000 - REVISED DECEMBER 2002

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 14 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012



SLVS312A - JULY 2000 - REVISED DECEMBER 2002

P (R-PDIP-T8)

MECHANICAL DATA

PLASTIC DUAL-IN-LINE

0.400 (10,60) 0.355 (9,02) 8 5 0.260 (6,60) 0.240 (6,10) 0 ¥. 1 4 0.070 (1,78) MAX 0.325 (8,26) 0.020 (0,51) MIN 0.300 (7,62) 0.015 (0,38) Gage Plane Ŧ 0.200 (5,08) MAX Seating Plane 0.010 (0,25) NOM 0.125 (3,18) MIN 0.100 (2,54) 0.430 (10,92) -> MAX 0.021 (0,53) 0.015 (0,38) 🔶 0.010 (0,25) 🕅 4040082/D 05/98

- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated