

BCX71J

General Purpose Transistor PNP Silicon

- Moisture Sensitivity Level: 1

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	-45	Vdc
Collector-Base Voltage	V_{CBO}	-45	Vdc
Emitter-Base Voltage	V_{EBO}	-5.0	Vdc
Collector Current – Continuous	I_C	-100	mAdc

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Total Device Dissipation (Note 1.) $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	350 2.8	mW mW/ $^\circ\text{C}$
Storage Temperature	T_{stg}	150	$^\circ\text{C}$
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	357	$^\circ\text{C/W}$

1. Package mounted on 99.5% alumina 10 X 8 X 0.6 mm.




ON Semiconductor®

<http://onsemi.com>



SOT-23
CASE 318
STYLE 6

MARKING DIAGRAM



BJ = Specific Device Marking
M = Date Code

ORDERING INFORMATION

Device	Package	Shipping
BCX71JLT1	SOT-23	3000/Tape & Reel

BCX71J

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector–Emitter Breakdown Voltage ($I_C = 2.0\text{ mAdc}$, $I_B = 0$)	$V_{(BR)CEO}$	-45	-	Vdc
Collector–Base Breakdown Voltage ($I_E = 1.0\text{ }\mu\text{Adc}$, $I_C = 0$)	$V_{(BR)EBO}$	-5.0	-	Vdc
Collector Cutoff Current ($V_{CE} = 32\text{ Vdc}$) ($V_{CE} = 32\text{ Vdc}$, $T_A = 150^\circ\text{C}$)	I_{CES}	-	-20	nAdc μAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 10\text{ }\mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 2.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 50\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$) ($I_C = 2.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{FE}	40 250 100 250	- 460 -	-
Collector–Emitter Saturation Voltage ($I_C = 10\text{ mAdc}$, $I_B = 0.25\text{ mAdc}$) ($I_C = 50\text{ mAdc}$, $I_B = 1.25\text{ mAdc}$)	$V_{CE(sat)}$	- -	-0.25 -0.55	Vdc
Base–Emitter Saturation Voltage ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 10\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$)	$V_{BE(sat)}$	-0.6 -0.68	-0.85 -1.05	Vdc
Base–Emitter On Voltage ($I_C = 2.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$)	$V_{BE(on)}$	-0.6	-0.75	Vdc
Output Capacitance ($V_{CE} = 10\text{ Vdc}$, $I_C = 0$, $f = 1.0\text{ MHz}$)	C_{obo}	-	6.0	pF
Noise Figure ($I_C = 0.2\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $R_S = 2.0\text{ k}\Omega$, $f = 1.0\text{ kHz}$, $BW = 200\text{ Hz}$)	NF	-	6.0	dB

SWITCHING CHARACTERISTICS

Turn–On Time ($I_C = 10\text{ mAdc}$, $I_{B1} = 1.0\text{ mAdc}$)	t_{on}	-	150	ns
Turn–Off Time ($I_{B2} = 1.0\text{ mAdc}$, $V_{BB} = 3.6\text{ Vdc}$, $R1 = R2 = 5.0\text{ k}\Omega$, $R_L = 990\text{ }\Omega$)	t_{off}	-	800	ns

TYPICAL NOISE CHARACTERISTICS

($V_{CE} = -5.0\text{ Vdc}$, $T_A = 25^\circ\text{C}$)




Figure 1. Noise Voltage




Figure 2. Noise Current

BCX71J

NOISE FIGURE CONTOURS

($V_{CE} = -5.0 \text{ Vdc}$, $T_A = 25^\circ\text{C}$)




Figure 3. Narrow Band, 100 Hz




Figure 4. Narrow Band, 1.0 kHz




Figure 5. Wideband

Noise Figure is Defined as:

$$NF = 20 \log_{10} \left[\frac{e_n^2 + 4KTR_S + I_n^2 R_S^2}{4KTR_S} \right]^{1/2}$$

e_n = Noise Voltage of the Transistor referred to the input. (Figure 3)

I_n = Noise Current of the Transistor referred to the input. (Figure 4)

K = Boltzman's Constant ($1.38 \times 10^{-23} \text{ J/}^\circ\text{K}$)

T = Temperature of the Source Resistance ($^\circ\text{K}$)

R_S = Source Resistance (Ohms)

BCX71J

TYPICAL STATIC CHARACTERISTICS




Figure 6. DC Current Gain




Figure 7. Collector Saturation Region




Figure 8. Collector Characteristics




Figure 9. "On" Voltages




Figure 10. Temperature Coefficients

BCX71J

TYPICAL DYNAMIC CHARACTERISTICS




Figure 11. Turn-On Time




Figure 12. Turn-Off Time




Figure 13. Current-Gain — Bandwidth Product




Figure 14. Capacitance

BCX71J

TYPICAL DYNAMIC CHARACTERISTICS




Figure 15. Input Impedance




Figure 16. Output Admittance





Figure 17. Typical Collector Leakage Current

INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOT-23

SOT-23 POWER DISSIPATION

The power dissipation of the SOT-23 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient; and the operating temperature, T_A . Using the values provided on the data sheet, P_D can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{556^\circ\text{C/W}} = 225 \text{ milliwatts}$$

The 556°C/W assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad®. Using a board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.

- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

* * Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass

or stainless steel with a typical thickness of 0.008 inches. The stencil opening size for the surface mounted package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.





Figure 18. Typical Solder Heating Profile

BCX71J

PACKAGE DIMENSIONS

SOT-23
TO-236AB
CASE 318-08
ISSUE AF



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.1102	0.1197	2.80	3.04
B	0.0472	0.0551	1.20	1.40
C	0.0350	0.0440	0.89	1.11
D	0.0150	0.0200	0.37	0.50
G	0.0701	0.0807	1.78	2.04
H	0.0005	0.0040	0.013	0.100
J	0.0034	0.0070	0.085	0.177
K	0.0140	0.0285	0.35	0.69
L	0.0350	0.0401	0.89	1.02
S	0.0830	0.1039	2.10	2.64
V	0.0177	0.0236	0.45	0.60


STYLE 6:

- PIN 1. BASE
2. EMITTER
3. COLLECTOR

Notes

Notes

Thermal Clad is a registered trademark of the Bergquist Company

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local Sales Representative.