

MBRB3030CTL

SWITCHMODE™ Power Rectifier

... using the Schottky Barrier principle with a proprietary barrier metal. These state-of-the-art devices have the following features:

Features:

- Dual Diode Construction –
May be Paralleled for Higher Current Output
- Guardring for Stress Protection
- Low Forward Voltage Drop
- 125°C Operating Junction Temperature
- Maximum Die Size
- Short Heat Sink Tab Manufactured – Not Sheared!

MAXIMUM RATINGS



Rating	Symbol	Value	Unit
Peak Repetitive Reverse Voltage Working Peak Reverse Voltage DC Blocking Voltage	V_{RRM} V_{RWM} V_R	30	V
Average Rectified Forward Current (At Rated V_R , $T_C = 115^\circ\text{C}$) Per Device	I_O	15 30	A
Peak Repetitive Forward Current (At Rated V_R , Square Wave, 20 kHz, $T_C = 115^\circ\text{C}$)	I_{FRM}	30	A
Non-Repetitive Peak Surge Current (Surge Applied at Rated Load Conditions Halfwave, Single Phase, 60 Hz)	I_{FSM}	300	A
Peak Repetitive Reverse Surge Current (1.0 μs , 1.0 kHz)	I_{RRM}	2.0	A
Storage Temperature Range	T_{stg}	-55 to +150	°C
Operating Junction Temperature Range	T_J	-55 to +125	°C
Voltage Rate of Change (Rated V_R , $T_J = 25^\circ\text{C}$)	dV/dt	10,000	V/ μs
Reverse Energy, Unclamped Inductive Surge ($T_J = 25^\circ\text{C}$, L = 3.0 mH)	E_{AS}	224.5	mJ



ON Semiconductor®

<http://onsemi.com>

SCHOTTKY BARRIER RECTIFIER 30 AMPERES 30 VOLTS



**D²PAK
CASE 418B
PLASTIC**

MARKING DIAGRAM



B3030CTL = Device Code
Y = Year
WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MBRB3030CTL	D ² PAK	50/Rail

MBRB3030CTL

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Ambient (Note 1.)	$R_{\theta JA}$	50	$^{\circ}C/W$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^{\circ}C/W$

ELECTRICAL CHARACTERISTICS

Maximum Instantaneous Forward Voltage (Note 2.) ($I_F = 15\text{ A}$, $T_J = 25^{\circ}C$) ($I_F = 30\text{ A}$, $T_J = 25^{\circ}C$)	V_F	0.44 0.51	V
Maximum Instantaneous Reverse Current (Note 2.) (Rated V_R , $T_J = 25^{\circ}C$) (Rated V_R , $T_J = 125^{\circ}C$)	I_R	2.0 195	mA

1. Mounted using minimum recommended pad size on FR-4 board.
 2. Pulse Test: Pulse Width = 250 μs , Duty Cycle $\leq 2.0\%$.
- All device data is "Per Leg" except where noted.




Figure 1. Typical Forward Voltage




Figure 2. Maximum Forward Voltage




Figure 3. Typical Reverse Current




Figure 4. Maximum Reverse Current

MBRB3030CTL




Figure 5. Current Derating




Figure 6. Forward Power Dissipation




Figure 7. Typical Capacitance




Figure 8. Typical Unclamped Inductive Surge




Figure 9. Typical Thermal Response

Modeling Reverse Energy Characteristics of Power Rectifiers

Prepared by: David Shumate & Larry Walker
 ON Semiconductor Products Sector

ABSTRACT

Power semiconductor rectifiers are used in a variety of applications where the reverse energy requirements often vary dramatically based on the operating conditions of the application circuit. A characterization method was devised using the Unclamped Inductive Surge (UIS) test technique. By testing at only a few different operating conditions (i.e. different inductor sizes) a safe operating range can be established for a device. A relationship between peak avalanche current and inductor discharge time was established. Using this relationship and circuit parameters, the part applicability can be determined. This technique offers a power supply designer the total operating conditions for a device as opposed to the present single-data-point approach.

INTRODUCTION

In today's modern power supplies, converters and other switching circuitry, large voltage spikes due to parasitic inductance can propagate throughout the circuit, resulting in catastrophic device failures. Concurrent with this, in an effort to provide low-loss power rectifiers, i.e., devices with lower forward voltage drops, Schottky technology is being

applied to devices used in this switching power circuitry. This technology lends itself to lower reverse breakdown voltages. This combination of high voltage spikes and low reverse breakdown voltage devices can lead to reverse energy destruction of power rectifiers in their applications. This phenomena, however, is not limited to just Schottky technology.

In order to meet the challenges of these situations, power semiconductor manufacturers attempt to characterize their devices with respect to reverse energy robustness. The typical reverse energy specification, if provided at all, is usually given as energy-to-failure (mJ) with a particular inductor specified for the UIS test circuit. Sometimes the peak reverse test current is also specified. Practically all reverse energy characterizations are performed using the UIS test circuit shown in Figure 10. Typical UIS voltage and current waveforms are shown in Figure 11.

In order to provide the designer with a more extensive characterization than the above mentioned one-point approach, a more comprehensive method for characterizing these devices was developed. A designer can use the given information to determine the appropriateness and safe operating area (SOA) of the selected device.




Figure 10. Simplified UIS Test Circuit

Suggested Method of Characterization




Figure 11. Typical Voltage and Current UIS Waveforms

Utilizing the UIS test circuit in Figure 10, devices are tested to failure using inductors ranging in value from 0.01 to 159 mH. The reverse voltage and current waveforms are acquired to determine the exact energy seen by the device and the inductive current decay time. At least 4 distinct inductors and 5 to 10 devices per inductor are used to generate the characteristic current versus time relationship. This relationship when coupled with the application circuit conditions, defines the SOA of the device uniquely for this application.

Example Application

The device used for this example was an MBR3035CT, which is a 30 A (15 A per side) forward current, 35 V reverse breakdown voltage rectifier. All parts were tested to destruction at 25°C. The inductors used for the characterization were 10, 3.0, 1.0 and 0.3 mH. The data recorded from the testing were peak reverse current (I_p), peak reverse breakdown voltage (BVR), maximum withstand energy, inductance and inductor discharge time (see Table 1). A plot of the Peak Reverse Current versus Time at device destruction, as shown in Figure 12, was generated. The area under the curve is the region of lower reverse energy or lower stress on the device. This area is known as the safe operating area or SOA.




Figure 12. Peak Reverse Current versus Time for DUT

Table 1. UIS Test Data

PART NO.	I _P (A)	B _{VR} (V)	ENERGY (mJ)	L (mH)	TIME (μs)
1	46.6	65.2	998.3	1	715
2	41.7	63.4	870.2	1	657
3	46.0	66.0	1038.9	1	697
4	42.7	64.8	904.2	1	659
5	44.9	64.8	997.3	1	693
6	44.1	64.1	865.0	1	687
7	26.5	63.1	1022.6	3	1261
8	26.4	62.8	1024.9	3	1262
9	24.4	62.2	872.0	3	1178
10	27.6	62.9	1091.0	3	1316
11	27.7	63.2	1102.4	3	1314
12	17.9	62.6	1428.6	10	2851
13	18.9	62.1	1547.4	10	3038
14	18.8	60.7	1521.1	10	3092
15	19.0	62.6	1566.2	10	3037
16	74.2	69.1	768.4	0.3	322
17	77.3	69.6	815.4	0.3	333
18	75.2	68.9	791.7	0.3	328
19	77.3	69.6	842.6	0.3	333
20	73.8	69.1	752.4	0.3	321
21	75.6	69.2	823.2	0.3	328
22	74.7	68.6	747.5	0.3	327
23	78.4	70.3	834.0	0.3	335
24	70.5	66.6	678.4	0.3	317
25	78.3	69.4	817.3	0.3	339

The procedure to determine if a rectifier is appropriate, from a reverse energy standpoint, to be used in the application circuit is as follows:

- Obtain “Peak Reverse Current versus Time” curve from data book.
- Determine steady state operating voltage (OV) of circuit.
- Determine parasitic inductance (L) of circuit section of interest.
- Obtain rated breakdown voltage (BVR) of rectifier from data book.
- From the following relationships,

$$V = L \cdot \frac{d}{dt}i(t) \quad I = \frac{(BVR - OV) \cdot t}{L}$$

a “designer” I versus t curve is plotted alongside the device characteristic plot.

- The point where the two curves intersect is the current level where the devices will start to fail. A peak inductor current below this intersection should be chosen for safe operating.

As an example, the values were chosen as L = 200 μH, OV = 12 V and BVR = 35 V.

Figure 13 illustrates the example. Note the UIS characterization curve, the parasitic inductor current curve and the safe operating region as indicated.




Figure 13. DUT Peak Reverse and Circuit Parasitic Inductance Current versus Time

SUMMARY

Traditionally, power rectifier users have been supplied with single-data-point reverse-energy characteristics by the supplier’s device data sheet; however, as has been shown here and in previous work, the reverse withstand energy can vary significantly depending on the application. What was done in this work was to create a characterization scheme by which the designer can overlay or map their particular requirements onto the part capability and determine quite accurately if the chosen device is applicable. This characterization technique is very robust due to its statistical approach, and with proper guardbanding (6σ) can be used to give worst-case device performance for the entire product line. A “typical” characteristic curve is probably the most applicable for designers allowing them to design in their own margins.

References


- Borras, R., Aliosi, P., Shumate, D., 1993, “Avalanche Capability of Today’s Power Semiconductors,” “Proceedings, European Power Electronic Conference,” 1993, Brighton, England
- Pshaenich, A., 1985, “Characterizing Overvoltage Transient Suppressors,” Powerconversion International, June/July

INFORMATION FOR USING THE D²PAK SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINTS FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



D²PAK POWER DISSIPATION

The power dissipation of the D²PAK is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient; and the operating temperature, T_A . Using the values provided on the data sheet for the D²PAK package, P_D can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 2 watts.

$$P_D = \frac{125^\circ\text{C} - 25^\circ\text{C}}{50^\circ\text{C/W}} = 2 \text{ watts}$$

The 50°C/W for the D²PAK package assumes the recommended drain pad area of 158K mil² on FR-4 glass epoxy printed circuit board to achieve a power dissipation of 2 watts using the footprint shown. Another alternative is to use a ceramic substrate or an aluminum core board such as Thermal Clad™. By using an aluminum core board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

GENERAL SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 5 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

* * Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

* * Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D²PAK is not recommended for wave soldering.

RECOMMENDED PROFILE FOR REFLOW SOLDERING

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 14 shows a typical heating profile for use when soldering the D²PAK to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.





Figure 14. Typical Solder Heating Profile

MBRB3030CTL


PACKAGE DIMENSIONS

D²PAK CASE 418B-04 ISSUE G



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. 418B-01 THRU 418B-03 OBSOLETE, NEW STANDARD 418B-04.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.340	0.380	8.64	9.65
B	0.380	0.405	9.65	10.29
C	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
E	0.045	0.055	1.14	1.40
F	0.310	0.350	7.87	8.89
G	0.100 BSC		2.54 BSC	
H	0.080	0.110	2.03	2.79
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
L	0.052	0.072	1.32	1.83
M	0.280	0.320	7.11	8.13
N	0.197 REF		5.00 REF	
P	0.079 REF		2.00 REF	
R	0.039 REF		0.99 REF	
S	0.575	0.625	14.60	15.88
V	0.045	0.055	1.14	1.40



- STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

- STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

- STYLE 3:
PIN 1. ANODE
2. CATHODE
3. ANODE
4. CATHODE


- STYLE 4:
PIN 1. GATE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

Notes

Notes

MBRB3030CTL

SWITCHMODE is a trademark of Semiconductor Components Industries, LLC.
Thermal Clad is a trademark of the Bergquist Company.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local
Sales Representative.