## MC74LVX8051

## Analog Multiplexer / Demultiplexer <br> High-Performance Silicon-Gate CMOS

The MC74LVX8051 utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from $\mathrm{V}_{\mathrm{CC}}$ to GND).

The LVX8051 is similar in pinout to the high-speed HC4051A and the metal-gate MC14051B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pull-up resistors they are compatible with LSTTL outputs.

This device has been designed so that the ON resistance $\left(\mathrm{R}_{\mathrm{On}}\right)$ is more linear over input voltage than $\mathrm{R}_{\text {on }}$ of metal-gate CMOS analog switches.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{GND}\right)=2.0$ to 6.0 V
- Digital (Control) Power Supply Range ( $\left.\mathrm{V}_{\mathrm{CC}}-\mathrm{GND}\right)=2.0$ to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal-Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A
- Chip Complexity: LVX8051 - 184 FETs or 46 Equivalent Gates


## LOGIC DIAGRAM MC74LVX8051

Single-Pole, 8-Position Plus Common Off



## ON Semiconductor

Formerty a Division of Motorola http://onsemi.com


PIN CONNECTION AND MARKING DIAGRAM (Top View)


For detailed package marking information, see the Marking Diagram section on page 11 of this data sheet.

ORDERING INFORMATION

| Device | Package | Shipping |
| :--- | :---: | :---: |
| MC74LVX8051D | SOIC | 48 Units/Rail |
| MC74LVX8051DT | TSSOP | 96 Units/Rail |

FUNCTION TABLE - MC74LVX8051

| Control Inputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Enable | C | Belect | A |  |
| L | L | L | L | X0 |
| L | L | L | H | X1 |
| L | L | H | L | X2 |
| L | L | H | H | X3 |
| L | H | L | L | X4 |
| L | H | L | H | X5 |
| L | H | H | L | X6 |
| L | H | H | H | X7 |
| H | X | X | X | NONE |

X = Don't Care

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {IS }}$ | Analog Input Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\text {in }}$ | Digital Input Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| I | DC Current, Into or Out of Any Pin | $\pm 20$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air,SOIC Package <br> TSSOP Package $\dagger$ | 500 | mW |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature, 1 mm from Case for 10 Seconds | 260 | ${ }^{\circ} \mathrm{C}$ |

*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $V_{\text {out }}$ should be constrained to the range $\mathrm{GND} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{CC}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{CC}}$ ). Unused outputs must be left open.
$\dagger$ Derating - SOIC Package: $-7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$ TSSOP Package: $-6.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Positive DC Supply Voltage (Referenced to GND) | 2.0 | 6.0 | V |
| $V_{\text {IS }}$ | Analog Input Voltage | 0.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {in }}$ | Digital Input Voltage (Referenced to GND) | GND | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{10}{ }^{\text {* }}$ | Static or Dynamic Voltage Across Switch |  | 1.2 | $\checkmark$ |
| $\mathrm{T}_{\text {A }}$ | Operating Temperature Range, All Package Types | -55 | + 85 | ${ }^{\circ} \mathrm{C}$ |
| $t_{r}, t_{f}$ | ```Input Rise/Fall Time (Channel Select or Enable Inputs) \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}\) \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}\)``` | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 100 \\ 20 \end{gathered}$ | ns/V |

*For voltage drops across switch greater than 1.2 V (switch on), excessive $\mathrm{V}_{\mathrm{CC}}$ current may be drawn; i.e., the current out of the switch may contain both $\mathrm{V}_{\mathrm{CC}}$ and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND)

| Symbol | Parameter | Condition | $\mathrm{V}_{\mathrm{V}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Input Voltage, Channel-Select or Enable Inputs | $\mathrm{R}_{\text {On }}=$ Per Spec | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.50 \\ & 2.10 \\ & 3.15 \\ & 3.85 \end{aligned}$ | $\begin{aligned} & 1.50 \\ & 2.10 \\ & 3.15 \\ & 3.85 \end{aligned}$ | $\begin{aligned} & 1.50 \\ & 2.10 \\ & 3.15 \\ & 3.85 \end{aligned}$ | V |
| VIL | Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs | $\mathrm{R}_{\text {on }}=$ Per Spec | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 0.5 \\ 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | $\begin{gathered} \hline 0.5 \\ 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | $\begin{gathered} \hline 0.5 \\ 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | V |
| lin | Maximum Input Leakage Current, Channel-Select or Enable Inputs | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 | $\pm 0.1$ | $\pm 1.0$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | Maximum Quiescent Supply Current (per Package) | Channel Select, Enable and $\mathrm{V}_{\text {IS }}=\mathrm{V}_{\mathrm{CC}}$ or GND ; $V_{I O}=0 \mathrm{~V}$ | 5.5 | 4.0 | 40 | 160 | $\mu \mathrm{A}$ |

DC ELECTRICAL CHARACTERISTICS Analog Section

| Symbol | Parameter | Test Conditions | $\mathrm{V}_{\mathrm{V}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} -55 \text { to } \\ 25^{\circ} \mathrm{C} \end{gathered}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{R}_{\text {on }}$ | Maximum "ON" Resistance | $\begin{aligned} & \hline \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{I H} \\ & \mathrm{~V}_{\text {IS }}=\mathrm{V}_{\mathrm{CC}} \text { to } G N D \\ & \|I \mathrm{~S}\| \leq 10.0 \mathrm{~mA} \text { (Figures } 1,2 \text { ) } \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 30 \\ & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & 35 \\ & 28 \\ & 25 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \\ & 30 \end{aligned}$ | $\Omega$ |
|  |  | $\begin{array}{\|l} \hline V_{\text {in }}=V_{\text {IL }} \text { or } V_{\text {IH }} \\ V_{I S}=V_{C C} \text { or } G N D \text { (Endpoints) } \\ \|I S\| \leq 10.0 \mathrm{~mA} \text { (Figures 1, 2) } \\ \hline \end{array}$ | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 30 \\ & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & 35 \\ & 28 \\ & 25 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \\ & 30 \end{aligned}$ |  |
| $\Delta \mathrm{R}_{\text {On }}$ | Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package | $\begin{aligned} & V_{\text {in }}=V_{I L} \text { or } V_{I H} \\ & V_{I S}=1 / 2\left(V_{C C}-G N D\right) \\ & \|I S\| \leq 10.0 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 15 \\ & 8.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 20 \\ & 12 \\ & 12 \end{aligned}$ | $\begin{aligned} & \hline 25 \\ & 15 \\ & 15 \end{aligned}$ | $\Omega$ |
| 1 off | Maximum Off-Channel Leakage Current, Any One Channel | $\begin{aligned} & \hline \mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IL }} \text { or } \mathrm{V}_{\text {IH }} ; \\ & \mathrm{V}_{\text {IO }}=\mathrm{V}_{\mathrm{CC}} \text { or GND; } \\ & \text { Switch Off (Figure 3) } \end{aligned}$ | 5.5 | 0.1 | 0.5 | 1.0 | $\mu \mathrm{A}$ |
|  | Maximum Off-Channel Leakage Current, Common Channel | $\begin{aligned} & \hline V_{\text {in }}=V_{I L} \text { or } V_{I H} ; \\ & V_{I O}=V_{C C} \text { or GND; } \\ & \text { Switch Off (Figure 4) } \end{aligned}$ | 5.5 | 0.2 | 2.0 | 4.0 |  |
| Ion | Maximum On-Channel Leakage Current, Channel-to-Channel | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$; <br> Switch-to-Switch = <br> $\mathrm{V}_{\mathrm{CC}}$ or GND; (Figure 5) | 5.5 | 0.2 | 2.0 | 4.0 | $\mu \mathrm{A}$ |

AC CHARACTERISTICS ( $C_{L}=50 \mathrm{pF}$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}\right)$

| Symbol | Parameter | $\mathrm{V}_{\mathrm{V}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\begin{aligned} & \hline \text { tPLH, } \\ & \text { tPHL } \end{aligned}$ | Maximum Propagation Delay, Channel-Select to Analog Output (Figure 9) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 30 \\ & 20 \\ & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 35 \\ & 25 \\ & 18 \\ & 18 \end{aligned}$ | $\begin{aligned} & 40 \\ & 30 \\ & 22 \\ & 20 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH, } \\ & \text { tPHL } \end{aligned}$ | Maximum Propagation Delay, Analog Input to Analog Output (Figure 10) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 5.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 8.0 \\ & 6.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLZ, } \\ & \text { tPHZ } \end{aligned}$ | Maximum Propagation Delay, Enable to Analog Output (Figure 11) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 30 \\ & 20 \\ & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 35 \\ & 25 \\ & 18 \\ & 18 \end{aligned}$ | $\begin{aligned} & 40 \\ & 30 \\ & 22 \\ & 20 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \text { tPZL, } \\ & \text { tPZH } \end{aligned}$ | Maximum Propagation Delay, Enable to Analog Output (Figure 11) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 20 \\ & 12 \\ & 8.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 25 \\ & 14 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 30 \\ & 15 \\ & 12 \\ & 12 \end{aligned}$ | ns |
| $\mathrm{C}_{\text {in }}$ | Maximum Input Capacitance, Channel-Select or Enable Inputs |  | 10 | 10 | 10 | pF |
| $\mathrm{Cl}_{\text {/ }}$ | Maximum Capacitance Analog I/O <br> (All Switches Off) Common O/I <br>  Feedthrough |  | 35 130 1.0 | 35 130 1.0 | 35 130 1.0 | pF |


| CPD |  | Typical @ $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbf{C C}}=\mathbf{5 . 0} \mathrm{V}$ | pF |
| :---: | :---: | :---: | :---: |
|  | Power Dissipation Capacitance (Figure 13)* | 45 |  |

*Used to determine the no-load dynamic power consumption: $P_{D}=C_{P D} V_{C C}{ }^{2}+I_{C C} V_{C C}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V )

| Symbol | Parameter | Condition | $\mathrm{V}_{\mathrm{V}}$ | Limit* | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $25^{\circ} \mathrm{C}$ |  |
| BW | Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 6) | $f_{\text {in }}=1 \mathrm{MHz}$ Sine Wave; Adjust $f_{\text {in }}$ Voltage to Obtain OdBm at $\mathrm{V}_{\mathrm{OS}}$; Increase $\mathrm{f}_{\text {in }}$ Frequency Until dB Meter Reads - 3dB; $R_{L}=50 \Omega, C_{L}=10 \mathrm{pF}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \\ & 80 \end{aligned}$ | MHz |
| - | Off-Channel Feedthrough Isolation (Figure 7) | $\mathrm{f}_{\text {in }}=$ Sine Wave; Adjust $\mathrm{f}_{\text {in }}$ Voltage to Obtain OdBm at $V_{\text {IS }}$ $\mathrm{f}_{\mathrm{in}}=10 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & -50 \\ & -50 \\ & -50 \end{aligned}$ | dB |
|  |  | $\mathrm{f}_{\text {in }}=1.0 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=50 \Omega, C_{L}=10 \mathrm{pF}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & -37 \\ & -37 \\ & -37 \end{aligned}$ |  |
| - | Feedthrough Noise. Channel-Select Input to Common I/O (Figure 8) | $\mathrm{V}_{\text {in }} \leq 1 \mathrm{MHz}$ Square Wave ( $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}$ ); Adjust $\mathrm{R}_{\mathrm{L}}$ at Setup so that IS $=0 \mathrm{~A}$; <br> Enable = GND $R_{L}=600 \Omega, C_{L}=50 p F$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 25 \\ 105 \\ 135 \end{gathered}$ | $m V_{P P}$ |
|  |  | $R_{L}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 35 \\ 145 \\ 190 \end{gathered}$ |  |
| THD | Total Harmonic Distortion (Figure 14) | $\begin{aligned} & \hline \mathrm{f}_{\text {in }}=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{THD}=\mathrm{THD} \text { measured }-\mathrm{THD}_{\text {source }} \\ & \mathrm{V}_{\mathrm{IS}}=2.0 \mathrm{~V}_{\mathrm{PP}} \text { sine wave } \\ & \mathrm{V}_{\mathrm{IS}}=4.0 \mathrm{~V}_{\mathrm{PP}} \text { sine wave } \\ & \mathrm{V}_{\mathrm{IS}}=5.0 \mathrm{~V}_{\mathrm{PP}} \text { sine wave } \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.10 \\ & 0.08 \\ & 0.05 \end{aligned}$ | \% |

*Limits not tested. Determined by design and verified by qualification.


Figure 1a. Typical On Resistance, $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$


Figure 1b. Typical On Resistance, $\mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V}$


Figure 1c. Typical On Resistance, $\mathrm{V}_{\mathrm{C}}=5.5 \mathrm{~V}$


Figure 2. On Resistance Test Set-Up


Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up


Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up


Figure 7. Off Channel Feedthrough Isolation, Test Set-Up


Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up


Figure 6. Maximum On Channel Bandwidth,
Test Set-Up


Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up


Figure 9a. Propagation Delays, Channel Select to Analog Out


Figure 10a. Propagation Delays, Analog In to Analog Out


Figure 11a. Propagation Delays, Enable to Analog Out


Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out
*Includes all probe and jig capacitance
Figure 10b. Propagation Delay, Test Set-Up Analog In to Analog Out


Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out


Figure 12. Crosstalk Between Any Two Switches, Test Set-Up


Figure 14a. Total Harmonic Distortion, Test Set-Up


Figure 13. Power Dissipation Capacitance, Test Set-Up


Figure 14b. Plot, Harmonic Distortion

## APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at $V_{C C}$ or GND logic levels. ${ }_{\text {CC }}$ being recognized as a logic high and GND being recognized as a logic low. In this example:

$$
\begin{aligned}
\mathrm{V} C \mathrm{C}=+5 \mathrm{~V} & =\text { logic high } \\
\mathrm{GND}=0 \mathrm{~V} & =\text { logic low }
\end{aligned}
$$

The maximum analog voltage swing is determined by the supply voltage $\mathrm{V}_{\mathrm{C}}$. The positive peak analog voltage should not exceed $\mathrm{V}_{\mathrm{C}}$. Similarly, the negative peak analog voltage should not go below GND. In this example, the difference between $\mathrm{V}_{\mathrm{CC}}$ and GND is five volts. Therefore, using the configuration of Figure 15, a maximum analog signal of five volts peak-to-peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not
connected). However, tying unused analog inputs and outputs to $\mathrm{V}_{\mathrm{CC}}$ or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$
\mathrm{V}_{\mathrm{CC}}-\mathrm{GND}=2 \text { to } 6 \text { volts }
$$

When voltage transients above $\mathrm{V}_{\mathrm{CC}}$ and/or below GND are anticipated on the analog channels, external Germanium or Schottky diodes ( $\mathrm{D}_{\mathrm{X}}$ ) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.


Figure 15. Application Example


Figure 16. External Germanium or Schottky Clipping Diodes

a. Using Pull-Up Resistors

b. Using HCT Interface

Figure 17. Interfacing LSTTL/NMOS to CMOS Inputs


Figure 18. Function Diagram, LVX8051

## MARKING DIAGRAMS

(Top View)

*See Applications Note \#AND8004/D for date code and traceability information.

## PACKAGE DIMENSIONS

D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751B-05


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: MILLIMETER.
2. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
3. MAXIMUM MOLD PROTRUSION 0.15 ( 0.006 ) PER SIDE.
4. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 9.80 | 10.00 | 0.386 | 0.393 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 | 0.049 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| J | 0.19 | 0.25 | 0.008 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |
| P | 5.80 | 6.20 | 0.229 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

## PACKAGE DIMENSIONS

DT SUFFIX<br>PLASTIC TSSOP PACKAGE<br>CASE 948F-01<br>ISSUE O



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

## USA/EUROPE Literature Fulfillment

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line*: 303-675-2167
800-344-3810 Toll Free USA/Canada
*To receive a Fax of our publications
N. America Technical Support: 800-282-9855 Toll Free USA/Canada

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support
Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)
Email: ONlit-asia@hibbertco.com
JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549
Phone: 81-3-5487-8345
Email: r14153@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.

