

MGSF2P02HD

Power MOSFET 2 Amps, 20 Volts P-Channel TSOP-6

This device represents a series of Power MOSFETs which are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. These devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

Features

- Miniature TSOP-6 Surface Mount Package – Saves Board Space
- Low Profile for Thin Applications such as PCMCIA Cards
- Very Low $R_{DS(on)}$ Provides Higher Efficiency and Expands Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Diode is Characterized for Use in Bridge Circuits
- Diode Exhibits High Speed, with Soft Recovery
- I_{DSS} Specified at Elevated Temperatures
- Avalanche Energy Specified
- Package Mounting Information Provided




ON Semiconductor®

<http://onsemi.com>


V_{DSS}	$R_{DS(on)}$ TYP	I_D MAX
20 V	175 mΩ	2.0 A

P-Channel




**TSOP-6
CASE 318G
STYLE 1**

MARKING DIAGRAM



3V = Device Code
W = Work Week

PIN ASSIGNMENT



ORDERING INFORMATION

Device	Package	Shipping†
MGSF2P02HDT1	TSOP-6	3000 Tape & Reel
MGSF2P02HDT3	TSOP-6	10,000 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

MGSF2P02HD

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	20	V
Drain-to-Gate Voltage ($R_{GS} = 1.0\text{ M}\Omega$)	V_{DGR}	20	V
Gate-to-Source Voltage	V_{GS}	± 9	V
Drain Current – Continuous – Single Pulse ($t_p \leq 10\ \mu\text{s}$)	I_D I_{DM}	1.3 10	A
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	400	mW
Total Power Dissipation @ $T_C = 85^\circ\text{C}$	P_D	210	mW
Thermal Resistance – Junction to Ambient (Note 1.)	$R_{\theta JA}$	312	$^\circ\text{C/W}$
Drain Current – Continuous – Single Pulse ($t_p \leq 10\ \mu\text{s}$)	I_D I_{DM}	2.9 15	A
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	2.0	W
Total Power Dissipation @ $T_C = 85^\circ\text{C}$	P_D	1.0	W
Thermal Resistance – Junction to Ambient (Note 2.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Operating and Storage Temperature Range	T_J, T_{stg}	- 55 to 150	$^\circ\text{C}$
Single Pulse Drain Source Avalanche Energy $V_{DD} = 20\text{ V}$, $V_{GS} = 4.5\text{ Vpk}$, $I_L = 3.6\text{ Apk}$, $L = 25\text{ mH}$, $R_G = 25\ \Omega$	E_{AS}	160	mJ

THERMAL CHARACTERISTICS

Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 seconds	T_L	260	$^\circ\text{C}$
---	-------	-----	------------------

1. Minimum FR-4 or G-10 PCB, Operating to Steady State.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz. Cu 0.06" thick single sided), Operating time ≤ 5 seconds.

MGSF2P02HD

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc)	V _{(BR)DSS}	20	-	-	Vdc
Zero Gate Voltage Drain Current (V _{DS} = 20 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 20 Vdc, V _{GS} = 0 Vdc, T _J = 125°C)	I _{DSS}	-	-	1.0 10	μA
Gate-to-Source Leakage Current (V _{GS} = ±9.0 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	-	±100	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mAdc) Temperature Coefficient (Negative)	V _{GS(th)}	0.7 -	0.95 2.2	1.4 -	Vdc mV/°C
Drain-to-Source On-Voltage (V _{GS} = 4.5 Vdc, I _D = 1.3 Adc) (V _{GS} = 2.7 Vdc, I _D = 0.8 Adc)	R _{DS(on)}	- -	145 220	175 280	mΩ
Forward Transconductance (V _{DS} = 10 Vdc, I _D = 0.6 Adc)	g _{FS}	1.3	2.0	-	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 15 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{iss}	-	225	-	pF
Output Capacitance		C _{oss}	-	150	-	
Transfer Capacitance		C _{rss}	-	60	-	

SWITCHING CHARACTERISTICS

Turn-On Delay Time	(V _{DS} = 10 Vdc, I _D = 1.2 Adc, V _{GS} = 4.5 Vdc, R _G = 6.0 Ω)	t _{d(on)}	-	15	-	nsec
Rise Time		t _r	-	27	-	
Turn-Off Delay Time		t _{d(off)}	-	60	-	
Fall Time		t _f	-	72	-	
Turn-On Delay Time	(V _{DD} = 10 Vdc, I _D = 0.6 Adc, V _{GS} = 2.7 Vdc, R _G = 6.0 Ω)	t _{d(on)}	-	20	-	nsec
Rise Time		t _r	-	94	-	
Turn-Off Delay Time		t _{d(off)}	-	49	-	
Fall Time		t _f	-	76	-	
Gate Charge	(V _{DS} = 16 Vdc, I _D = 1.2 Adc, V _{GS} = 4.5 Vdc)	Q _T	-	5.3	7.5	nC
		Q ₁	-	0.7	-	
		Q ₂	-	2.6	-	
		Q ₃	-	1.9	-	

SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I _S = 1.2 Adc, V _{GS} = 0 Vdc)	V _{SD}	- -	0.89 0.72	1.1 -	Vdc
Reverse Recovery Time	(I _S = 1.2 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _{rr}	-	86	-	nsec
		t _a	-	27	-	
		t _b	-	59	-	
		Q _R	-	0.115	-	μC

NOTE: Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

MGSF2P02HD

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance versus Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

MGSF2P02HD

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{SGP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on-state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by $L di/dt$, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

MGSF2P02HD




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high di/dt s. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{rr}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current




Figure 11. Reverse Recovery Time (t_{rr})

MGSF2P02HD

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 12. Thermal Response





Figure 13. Diode Reverse Recovery Waveform

MGSF2P02HD

PACKAGE DIMENSIONS

TSOP-6
CASE 318G-02
ISSUE L



NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.90	3.10	0.1142	0.1220
B	1.30	1.70	0.0512	0.0669
C	0.90	1.10	0.0354	0.0433
D	0.25	0.50	0.0098	0.0197
G	0.85	1.05	0.0335	0.0413
H	0.013	0.100	0.0005	0.0040
J	0.10	0.26	0.0040	0.0102
K	0.20	0.60	0.0079	0.0236
L	1.25	1.55	0.0493	0.0610
M	0°	10°	0°	10°
S	2.50	3.00	0.0985	0.1181

STYLE 1:

- PIN 1. DRAIN
- 2. DRAIN
- 3. GATE
- 4. SOURCE
- 5. DRAIN
- 6. DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center

2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850

ON Semiconductor Website: <http://onsemi.com>

Order Literature: <http://www.onsemi.com/litorder>

For additional information, please contact your
local Sales Representative.