Switching Transistor
PNP Silicon

MMBT4403LT1



CASE 318–08, STYLE 6
SOT–23 (TO–236)



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	V_{CEO}	–40	Vdc
Collector–Base Voltage	V_{CBO}	–40	Vdc
Emitter–Base Voltage	V_{EBO}	–5.0	Vdc
Collector Current — Continuous	I_C	–600	mAdc

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation FR–5 Board(1) T_A = 25°C Derate above 25°C	P_D	225 1.8	mW mW/°C
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	556	°C/W
Total Device Dissipation Alumina Substrate,(2) T_A = 25°C Derate above 25°C	P_D	300 2.4	mW mW/°C
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	417	°C/W
Junction and Storage Temperature	T_J, T_{stg}	–55 to +150	°C

DEVICE MARKING

MMBT4403LT1 = 2T

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector–Emitter Breakdown Voltage(3) (I_C = –1.0 mAdc, I_B = 0)	$V_{(BR)CEO}$	–40	—	Vdc
Collector–Base Breakdown Voltage (I_C = –0.1 mAdc, I_E = 0)	$V_{(BR)CBO}$	–40	—	Vdc
Emitter–Base Breakdown Voltage (I_E = –0.1 mAdc, I_C = 0)	$V_{(BR)EBO}$	–5.0	—	Vdc
Base Cutoff Current (V_{CE} = –35 Vdc, V_{EB} = –0.4 Vdc)	I_{BEV}	—	–0.1	μAdc
Collector Cutoff Current (V_{CE} = –35 Vdc, V_{EB} = –0.4 Vdc)	I_{CEX}	—	–0.1	μAdc

1. FR–5 = 1.0 × 0.75 × 0.062 in.
2. Alumina = 0.4 × 0.3 × 0.024 in. 99.5% alumina.
3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted) (Continued)

Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS				
DC Current Gain	h_{FE}			—
(I_C = –0.1 mAdc, V_{CE} = –1.0 Vdc)		30	—	
(I_C = –1.0 mAdc, V_{CE} = –1.0 Vdc)		60	—	
(I_C = –10 mAdc, V_{CE} = –1.0 Vdc)		100	—	
(I_C = –150 mAdc, V_{CE} = –2.0 Vdc)(3)		100	300	
(I_C = –500 mAdc, V_{CE} = –2.0 Vdc)(3)		20	—	
Collector–Emitter Saturation Voltage(3)	$V_{CE(sat)}$			Vdc
(I_C = –150 mAdc, I_B = –15 mAdc)		—	–0.4	
(I_C = –500 mAdc, I_B = –50 mAdc)		—	–0.75	
Base–Emitter Saturation Voltage (3)	$V_{BE(sat)}$			Vdc
(I_C = –150 mAdc, I_B = –15 mAdc)		–0.75	–0.95	
(I_C = –500 mAdc, I_B = –50 mAdc)		—	–1.3	
SMALL–SIGNAL CHARACTERISTICS				
Current–Gain — Bandwidth Product (I_C = –20 mAdc, V_{CE} = –10 Vdc, f = 100 MHz)	f_T	200	—	MHz
Collector–Base Capacitance (V_{CB} = –10 Vdc, I_E = 0, f = 1.0 MHz)	C_{cb}	—	8.5	pF
Emitter–Base Capacitance (V_{BE} = –0.5 Vdc, I_C = 0, f = 1.0 MHz)	C_{eb}	—	30	pF
Input Impedance (I_C = –1.0 mAdc, V_{CE} = –10 Vdc, f = 1.0 kHz)	h_{ie}	1.5	15	kΩ
Voltage Feedback Ratio (I_C = –1.0 mAdc, V_{CE} = –10 Vdc, f = 1.0 kHz)	h_{re}	0.1	8.0	X 10^{-4}
Small–Signal Current Gain (I_C = –1.0 mAdc, V_{CE} = –10 Vdc, f = 1.0 kHz)	h_{fe}	60	500	—
Output Admittance (I_C = –1.0 mAdc, V_{CE} = –10 Vdc, f = 1.0 kHz)	h_{oe}	1.0	100	μmhos
SWITCHING CHARACTERISTICS				
Delay Time; (V_{CC} = –30 Vdc, V_{EB} = –2.0 Vdc, I_C = –150 mAdc, I_{B1} = –15 mAdc)	t_d	—	15	ns
Rise Time	t_r	—	20	
Storage Time; (V_{CC} = –30 Vdc, I_C = –150 mAdc, I_{B1} = I_{B2} = –15 mAdc)	t_s	—	225	ns
Fall Time	t_f	—	30	

3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

SWITCHING TIME EQUIVALENT TEST CIRCUIT



Figure 1. Turn–On Time



Scope rise time < 4.0 ns
*Total shunt capacitance of test jig connectors, and oscilloscope

Figure 2. Turn–Off Time

TRANSIENT CHARACTERISTICS



Figure 3. Capacitances

Figure 4. Charge Data



Figure 5. Turn–On Time

Figure 6. Rise Time



Figure 7. Storage Time

SMALL–SIGNAL CHARACTERISTICS

NOISE FIGURE

V_{CE} = –10 Vdc, T_A = 25°C; Bandwidth = 1.0 Hz



Figure 8. Frequency Effects



Figure 9. Source Resistance Effects

h PARAMETERS

V_{CE} = –10 Vdc, f = 1.0 kHz, T_A = 25°C

This group of graphs illustrates the relationship between h_{fe} and other "h" parameters for this series of transistors. To obtain these curves, a high–gain and a low–gain unit were selected from the MMBT4403LT1 lines, and the same units were used to develop the correspondingly–numbered curves on each graph.



Figure 10. Current Gain



Figure 11. Input Impedance



Figure 12. Voltage Feedback Ratio



Figure 13. Output Admittance

STATIC CHARACTERISTICS



Figure 14. DC Current Gain



Figure 15. Collector Saturation Region



Figure 16. “On” Voltages



Figure 17. Temperature Coefficients

INFORMATION FOR USING THE SOT–23 SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOT–23

SOT–23 POWER DISSIPATION

The power dissipation of the SOT–23 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A. Using the values provided on the data sheet for the SOT–23 package, P_D can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_D = \frac{150°C - 25°C}{556°C/W} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT–23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT–23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

PACKAGE DIMENSIONS

SOT−23 (TO−236)
CASE 318−08
ISSUE AF



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.1102	0.1197	2.80	3.04
B	0.0472	0.0551	1.20	1.40
C	0.0350	0.0440	0.89	1.11
D	0.0150	0.0200	0.37	0.50
G	0.0701	0.0807	1.78	2.04
H	0.0005	0.0040	0.013	0.100
J	0.0034	0.0070	0.085	0.177
K	0.0140	0.0285	0.35	0.69
L	0.0350	0.0401	0.89	1.02
S	0.0830	0.1039	2.10	2.64
V	0.0177	0.0236	0.45	0.60

STYLE 6:
PIN 1. BASE
2. EMITTER
3. COLLECTOR

Thermal Clad is a trademark of the Bergquist Company.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031
Phone: 81–3–5740–2700
Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local
Sales Representative.