Preferred Device

Power MOSFET 55 Amps, 60 Volts

N-Channel D²PAK

This Power MOSFET is designed to withstand high energy in the avalanche mode and switch efficiently. This high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor-Absorbs High Energy in the Avalanche Mode
- ESD Protected. Designed to Typically Withstand 400 V Machine Model and 4000 V Human Body Model.

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain-to-Gate Voltage (R _{GS} = 1.0 MΩ)	V_{DGR}	60	Vdc
Gate-to-Source Voltage - Continuous - Non-Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk
Drain Current - Continuous @ $T_C = 25^{\circ}C$ - Continuous @ $T_C = 100^{\circ}C$ - Single Pulse $(t_p \le 10 \ \mu s)$	I _D I _D	55 35.5 165	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C (Note 1.)	PD	113 0.91 2.5	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	– 55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T_J = 25°C (V_{DD} = 25 Vdc, V_{DS} = 60 Vdc, V_{GS} = 10 Vdc, Peak I_L = 55 Apk, L = 0.3 mH, R_G = 25 Ω)	E _{AS}	454	mJ
Thermal Resistance - Junction to Case - Junction to Ambient - Junction to Ambient (Note 1.)	$R_{ heta JC} \ R_{ heta JA}$	1.1 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

^{1.} When surface mounted to an FR4 board using the minimum recommended pad size.




ON Semiconductor™

http://onsemi.com

55 AMPERES **60 VOLTS**


 $\mathbf{R}_{\mathrm{DS(on)}} = 18 \,\mathrm{m}\Omega$





D²PAK **CASE 418B** STYLE 2

MARKING DIAGRAM & PIN ASSIGNMENT



MTB55N06Z = Device Code = Year WW = Work Week

ORDERING INFORMATION


Device	Package	Shipping	
MTB55N06Z	D ² PAK	50 Units/Rail	
MTB55N06ZT4	D ² PAK	800/Tape & Reel	

Preferred devices are recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volta	age (Cpk ≥ 2.0)	V _{(BR)DSS}				Vdc
$(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc})$ Temperature Coefficient (Positive)			60 -	- 53	- -	mV/°C
Zero Gate Voltage Drain Current		I _{DSS}				μAdc
$(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J})$	= 125°C)		- -	-	1.0 10	
Gate-Body Leakage Current (V _{GS}	= ±20 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	-	100	nAdc
ON CHARACTERISTICS (Note 1)						•
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \; \mu Adc)$ Threshold Temperature Coefficien	(Cpk ≥ 2.0) t (Negative)	V _{GS(th)}	2.0	3.0 6.0	4.0 -	Vdc mV/°C
Static Drain-to-Source On-Resis (V _{GS} = 10 Vdc, I _D = 27.5 Adc)	tance (Cpk ≥ 2.0)	R _{DS(on)}	-	14	18	mΩ
Drain-to-Source On-Voltage (V_{GS}) ($I_D = 55 \text{ Adc}$) ($I_D = 27.5 \text{ Adc}$, $T_J = 125 ^{\circ}\text{C}$)	S = 10 Vdc)	V _{DS(on)}	- -	0.825 0.74	1.2 1.0	Vdc
Forward Transconductance (V _{DS} :	= 4.0 Vdc, I _D = 27.5 Adc)	9 _{FS}	12	15	_	Mhos
DYNAMIC CHARACTERISTICS			V 2	7.0		
Input Capacitance		C _{iss}	(O.	1390	1950	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	10	520	730	=
Transfer Capacitance	1 = 1.0 MHZ)	C _{rss}		119	238	
SWITCHING CHARACTERISTICS	(Note 2)	5	0,			
Turn-On Delay Time	5	t _{d(on)}	_	27	54	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 55 \text{ Adc},$	ţ _O	_	157	314	
Turn-Off Delay Time	$V_{GS(on)} = 10 \text{ Vdc},$ $R_G = 9.1 \Omega)$	t _{d(off)}	-	116	232	
Fall Time	0,10	t _f	_	126	252	=
Gate Charge	0 1	Q _T	-	40	56	nC
(See Figure 8)	$(V_{DS} = 48 \text{ Vdc}, I_D = 55 \text{ Adc},$	Q ₁	-	7.0	_	
	V _{GS} = 10 Vdc)	Q_2	-	18	_	
	"H"	Q ₃	_	15	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS		I		l	
Forward On-Voltage	$(I_S = 55 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 55 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V _{SD}	-	0.93	1.1	Vdc
			-	0.82	_	
Reverse Recovery Time		t _{rr}	-	57	_	ns
X	(I _S = 55 Adc, V _{GS} = 0 Vdc,	t _a	-	32	_	
	dl _S /dt = 100 A/μs)	t _b	-	25	_	
Reverse Recovery Stored Charge		Q _{RR}	-	0.11	_	μС
NTERNAL PACKAGE INDUCTAN	CE	1				
Internal Drain Inductance	on tab to contain of dist	L _D		0.5		nH
(Measured from contact screw of (Measured from drain lead 0.25)			_	3.5 4.5	_	
Internal Source Inductance		L _S				-
(Measured from the source lead . Pulse Test: Pulse Width ≤300 μs	0.25" from package to source bond pad)		_	7.5	_	

Pulse Test: Pulse Width ≤[300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.








Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current versus Voltage



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area






Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature






PACKAGE DIMENSIONS

D²PAK

CASE 418B-03 **ISSUE D**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2 CONTROLLING DIMENSION: INCH

	INCHES MILLIMET		ETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.340	0.380	8.64	9.65
В	0.380	0.405	9.65	10.29
C	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
E	0.045	0.055	1.14	1.40
G	0.100	BSC	2.54 BSC	
Н	0.080	0.110	2.03	2.79
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
S	0.575	0.625	14.60	15.88
٧	0.045	0.055	1.14	1.40

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) . Solitude services are inject to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative