


NPN Silicon Planar Epitaxial Transistor

This NPN Silicon Epitaxial transistor is designed for use in linear and switching applications. The device is housed in the SOT-223 package which is designed for medium power surface mount applications.


- PNP Complement is PZT2907AT1
- The SOT-223 package can be soldered using wave or reflow.
- SOT-223 package ensures level mounting, resulting in improved thermal conduction, and allows visual inspection of soldered joints. The formed leads absorb thermal stress during soldering, eliminating the possibility of damage to the die.
- Available in 12 mm tape and reel
Use PZT2222AT1 to order the 7 inch/1000 unit reel.
Use PZT2222AT3 to order the 13 inch/4000 unit reel.



PZT2222AT1

ON Semiconductor Preferred Device

**SOT-223 PACKAGE
NPN SILICON
TRANSISTOR
SURFACE MOUNT**



**CASE 318E-04, STYLE 1
TO-261AA**

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	40	Vdc
Collector-Base Voltage	V_{CBO}	75	Vdc
Emitter-Base Voltage (Open Collector)	V_{EBO}	6.0	Vdc
Collector Current	I_C	600	mAdc
Total Power Dissipation up to $T_A = 25^\circ\text{C}^{(1)}$	P_D	1.5	Watts
Storage Temperature Range	T_{stg}	- 65 to +150	$^\circ\text{C}$
Junction Temperature	T_J	150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance from Junction to Ambient	$R_{\theta JA}$	83.3	$^\circ\text{C/W}$
Lead Temperature for Soldering, 0.0625" from case Time in Solder Bath	T_L	260 10	$^\circ\text{C}$ Sec

DEVICE MARKING

P1F

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ($I_C = 10\text{ mAdc}$, $I_B = 0$)	$V_{(BR)CEO}$	40	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 10\text{ }\mu\text{Adc}$, $I_E = 0$)	$V_{(BR)CBO}$	75	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10\text{ }\mu\text{Adc}$, $I_C = 0$)	$V_{(BR)EBO}$	6.0	—	Vdc
Base-Emitter Cutoff Current ($V_{CE} = 60\text{ Vdc}$, $V_{BE} = -3.0\text{ Vdc}$)	I_{BEX}	—	20	nAdc
Collector-Emitter Cutoff Current ($V_{CE} = 60\text{ Vdc}$, $V_{BE} = -3.0\text{ Vdc}$)	I_{CEX}	—	10	nAdc
Emitter-Base Cutoff Current ($V_{EB} = 3.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	100	nAdc

1. Device mounted on an epoxy printed circuit board 1.575 inches x 1.575 inches x 0.059 inches; mounting pad for the collector lead min. 0.93 inches².

Preferred devices are ON Semiconductor recommended choices for future use and best overall value.

PZT2222AT1

ELECTRICAL CHARACTERISTICS — continued ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS (continued)

Collector-Base Cutoff Current ($V_{CB} = 60\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 60\text{ Vdc}$, $I_E = 0$, $T_A = 125^\circ\text{C}$)	I_{CBO}	— —	10 10	nAdc μAdc
---	-----------	--------	----------	-------------------------

ON CHARACTERISTICS

DC Current Gain ($I_C = 0.1\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$) ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$) ($I_C = 10\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$) ($I_C = 10\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $T_A = -55^\circ\text{C}$) ($I_C = 150\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$) ($I_C = 150\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$) ($I_C = 500\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$)	h_{FE}	35 50 70 35 100 50 40	— — — — 300 — —	—
Collector-Emitter Saturation Voltages ($I_C = 150\text{ mAdc}$, $I_B = 15\text{ mAdc}$) ($I_C = 500\text{ mAdc}$, $I_B = 50\text{ mAdc}$)	$V_{CE(sat)}$	— —	0.3 1.0	Vdc
Base-Emitter Saturation Voltages ($I_C = 150\text{ mAdc}$, $I_B = 15\text{ mAdc}$) ($I_C = 500\text{ mAdc}$, $I_B = 50\text{ mAdc}$)	$V_{BE(sat)}$	0.6 —	1.2 2.0	Vdc
Input Impedance ($V_{CE} = 10\text{ Vdc}$, $I_C = 1.0\text{ mAdc}$, $f = 1.0\text{ kHz}$) ($V_{CE} = 10\text{ Vdc}$, $I_C = 10\text{ mAdc}$, $f = 1.0\text{ kHz}$)	h_{ie}	2.0 0.25	8.0 1.25	k Ω
Voltage Feedback Ratio ($V_{CE} = 10\text{ Vdc}$, $I_C = 1.0\text{ mAdc}$, $f = 1.0\text{ kHz}$) ($V_{CE} = 10\text{ Vdc}$, $I_C = 10\text{ mAdc}$, $f = 1.0\text{ kHz}$)	h_{re}	— —	8.0×10^{-4} 4.0×10^{-4}	—
Small-Signal Current Gain ($V_{CE} = 10\text{ Vdc}$, $I_C = 1.0\text{ mAdc}$, $f = 1.0\text{ kHz}$) ($V_{CE} = 10\text{ Vdc}$, $I_C = 10\text{ mAdc}$, $f = 1.0\text{ kHz}$)	$ h_{fe} $	50 75	300 375	—
Output Admittance ($V_{CE} = 10\text{ Vdc}$, $I_C = 1.0\text{ mAdc}$, $f = 1.0\text{ kHz}$) ($V_{CE} = 10\text{ Vdc}$, $I_C = 10\text{ mAdc}$, $f = 1.0\text{ kHz}$)	h_{oe}	5.0 25	35 200	μmhos
Noise Figure ($V_{CE} = 10\text{ Vdc}$, $I_C = 100\text{ }\mu\text{Adc}$, $f = 1.0\text{ kHz}$)	F	—	4.0	dB

DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product ($I_C = 20\text{ mAdc}$, $V_{CE} = 20\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	300	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 1.0\text{ MHz}$)	C_c	—	8.0	pF
Input Capacitance ($V_{EB} = 0.5\text{ Vdc}$, $I_C = 0$, $f = 1.0\text{ MHz}$)	C_e	—	25	pF

SWITCHING TIMES ($T_A = 25^\circ\text{C}$)

Delay Time	$(V_{CC} = 30\text{ Vdc}$, $I_C = 150\text{ mAdc}$, $I_{B(on)} = 15\text{ mAdc}$, $V_{EB(off)} = 0.5\text{ Vdc}$) Figure 1	t_d	—	10	ns
Rise Time		t_r	—	25	
Storage Time	$(V_{CC} = 30\text{ Vdc}$, $I_C = 150\text{ mAdc}$, $I_{B(on)} = I_{B(off)} = 15\text{ mAdc}$) Figure 2	t_s	—	225	ns
Fall Time		t_f	—	60	

PZT2222AT1




Figure 1. Input Waveform and Test Circuit for Determining Delay Time and Rise Time

$V_i = -0.5 \text{ V to } +9.9 \text{ V}$, $V_{CC} = +30 \text{ V}$, $R1 = 619 \Omega$, $R2 = 200 \Omega$.

PULSE GENERATOR:

PULSE DURATION $t_p \leq 200 \text{ ns}$
 RISE TIME $t_r \leq 2 \text{ ns}$
 DUTY FACTOR $\delta = 0.02$

OSCILLOSCOPE:

INPUT IMPEDANCE $Z_i > 100 \text{ k}\Omega$
 INPUT CAPACITANCE $C_i < 12 \text{ pF}$
 RISE TIME $t_r < 5 \text{ ns}$





Figure 2. Input Waveform and Test Circuit for Determining Storage Time and Fall Time

INFORMATION FOR USING THE SOT-223 SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOT-223

SOT-223 POWER DISSIPATION

The power dissipation of the SOT-223 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet for the SOT-223 package, P_D can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 1.5 watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{83.3^\circ\text{C/W}} = 1.5 \text{ watts}$$

The 83.3°C/W for the SOT-223 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.5 watts. There are other alternatives to achieving higher power dissipation from the SOT-223 package. One is to increase the area of the collector pad. By increasing the area of the collector pad, the power dissipation can be increased.

Although the power dissipation can almost be doubled with this method, area is taken up on the printed circuit board which can defeat the purpose of using surface mount technology. A graph of $R_{\theta JA}$ versus collector pad area is shown in Figure 3.




Figure 3. Thermal Resistance versus Collector Pad Area for the SOT-223 Package (Typical)

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass

or stainless steel with a typical thickness of 0.008 inches. The stencil opening size for the SOT-223 package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.

- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
 - When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
 - After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
 - Mechanical stress or shock should not be applied during cooling
- * Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 4 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time. The line on the

graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.





Figure 4. Typical Solder Heating Profile

PZT2222AT1

PACKAGE DIMENSIONS

SOT-223 (TO-261)
CASE 318E-04
ISSUE K



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.249	0.263	6.30	6.70
B	0.130	0.145	3.30	3.70
C	0.060	0.068	1.50	1.75
D	0.024	0.035	0.60	0.89
F	0.115	0.126	2.90	3.20
G	0.087	0.094	2.20	2.40
H	0.0008	0.0040	0.020	0.100
J	0.009	0.014	0.24	0.35
K	0.060	0.078	1.50	2.00
L	0.033	0.041	0.85	1.05
M	0°	10°	0°	10°
S	0.264	0.287	6.70	7.30

Thermal Clad is a trademark of the Bergquist Company

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)
Email: ONlit-german@hibbertco.com
French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET)
Email: ONlit-french@hibbertco.com
English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)
Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)
Email: ONlit-spanish@hibbertco.com
Toll-Free from Mexico: Dial 01-800-288-2872 for Access –
then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 1-303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong & Singapore:
001-800-4422-3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local Sales Representative.