

6367254 MOTOROLA SC (XSTRS/R F)

96D 80735 D

MOTOROLA **SEMICONDUCTOR** **TECHNICAL DATA**

BUS48 **BUS48A**

SWITCHMODE II^A SERIES **NPN SILICON POWER TRANSISTORS**

The BUS 48 and BUS 48A transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn-Off Times

60 ns Inductive Fall Time - 25°C (Typ)
 120 ns Inductive Crossover Time - 25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

Reverse-Biased SOA with Inductive Loads
 Switching Times with Inductive Loads
 Saturation Voltages
 Leakage Currents (125°C)




15 AMPERES **NPN SILICON** **POWER TRANSISTORS**

400 and 450 VOLTS (BVCEO)
 850 - 1000 VOLTS (BVCEES)
 175 WATTS

Designer's Data for **"Worst Case" Conditions**

The Designers^A Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries - are given to facilitate "worst case" design.




MAXIMUM RATINGS

Rating	Symbol	BUS 48	BUS 48A	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	400	450	Vdc
Collector-Emitter Voltage	V _{CEV}	850	1000	Vdc
Emitter Base Voltage	V _{EB}	7		Vdc
Collector Current - Continuous	I _C	15		Adc
Collector Current - Peak(1)	I _{CM}	30		
Collector Current - Overload	I _{OL}	60		
Base Current - Continuous	I _B	5		Adc
Base Current - Peak(1)	I _{BM}	20		
Total Power Dissipation - T _C = 25°C	P _D	175		Watts
Derate above 25°C		100		W/°C
Derate above 25°C		1.0		W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



NOTES
 1. DIMENSIONS D AND V ARE DATUMS
 2. DIMENSION D IS SEATING PLANE AND DATUM
 3. POSITIONAL TOLERANCE FOR MOUNTING HOLE D

FOR LEADS

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

	MILLIMETERS	INCHES
DIM	MIN	MAX
A	25.37	1.000
B	17.00	0.670
C	8.35	0.330
D	8.35	0.330
E	14.00	0.550
F	30.15	1.187
G	10.92	0.430
H	5.46	0.215
I	16.80	0.661
J	11.18	0.440
K	3.81	0.150
L	16.81	0.661
M	4.83	0.190
N	3.81	0.150

CASE 1-05 TO-3

6367254 MOTOROLA SC (XSTRS/R F)

96D 80736 D

BUS48, BUS48A

T-33-15

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS (1)

Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 200\text{ mA}$, $I_B = 0$) $L = 25\text{ mH}$	BUS48 BUS48A	$V_{CE(sus)}$	400 450	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 125^\circ\text{C}$)		I_{CEV}	— —	— —	0.2 2.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 10\ \Omega$)	$T_C = 25^\circ\text{C}$ $T_C = 125^\circ\text{C}$	I_{CER}	— —	— —	0.5 3.0	mAdc
Emitter Cutoff Current ($V_{EB} = 5\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	—	0.1	mAdc
Emitter-base breakdown Voltage ($I_E = 50\text{ mA}$, $I_C = 0$)		B_{VEBO}	7.0	—	—	Vdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 12	
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13	

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 10\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$) ($I_C = 8\text{ Adc}$, $V_{CE} = 5\text{ V}$)	BUS48 BUS48A	h_{FE}	8	—	—	
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 2\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 3\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2\text{ Adc}$, $T_C = 100^\circ\text{C}$) ($I_C = 8\text{ Adc}$, $I_B = 1.6\text{ Adc}$) ($I_C = 12\text{ Adc}$, $I_B = 2.4\text{ Adc}$) ($I_C = 8\text{ Adc}$, $I_B = 1.6\text{ Adc}$, $T_C = 100^\circ\text{C}$)	BUS48 BUS48A	$V_{CE(sat)}$	— — — — — —	— — — — — —	1.5 5.0 2.0 1.5 5.0 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 2\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2\text{ Adc}$, $T_C = 100^\circ\text{C}$) ($I_C = 8\text{ Adc}$, $I_B = 1.6\text{ Adc}$) ($I_C = 8\text{ Adc}$, $I_B = 1.6\text{ Adc}$, $T_C = 100^\circ\text{C}$)	BUS48 BUS48A	$V_{BE(sat)}$	— — — —	— — — —	1.6 1.6 1.6 1.6	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 100\text{ KHz}$)	C_{ob}	—	—	350	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)

Delay Time	(V _{CC} = 250 Vdc, I _C = 10 A, I _{B1} = 2.0 A, t _p = 30 μ s, Duty Cycle $\leq 2\%$, V _{BE(off)} = 5 V)	t _d	—	0.1	0.2	μ s
Rise Time		t _r	—	0.4	0.7	
Storage Time		t _s	—	1.3	2.0	
Fall Time		t _f	—	0.2	0.4	

Inductive Load, Clamped (Table 1)

Storage Time	(I _{C(pk)} = 10 A, I _{B1} = 2.0 A, V _{BE(off)} = 5 V, V _{CE(c1)} = 250 V)	(T _C = 25°C)	t _{sv}	—	1.3	—	μ s
Fall Time			t _{fi}	—	0.06	—	
Storage Time		(T _C = 100°C)	t _{sv}	—	1.5	2.5	
Crossover Time			t _c	—	0.3	0.6	
Fall Time			t _{fi}	—	0.17	0.35	

(1) Pulse Test: PW = 300 μ s, Duty Cycle $\leq 2\%$.

6367254 MOTOROLA SC (XSTRS/R F)
BUS48, BUS48A

96D 80737 D

T-33-15

DC CHARACTERISTICS

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - COLLECTOR SATURATION REGION




FIGURE 3 - COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 - BASE-EMITTER VOLTAGE




FIGURE 5 - COLLECTOR CUTOFF REGION





FIGURE 6 - CAPACITANCE



6367254 MOTOROLA SC (XSTRS/R F)

96D 80738 D

BUS48, BUS48A

T-33-15

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO} (sus)	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	+10 V 0 20 PW Varied to Attain I_C = 100 mA		TURN ON TIME 1 2 I_B ↓ I_B adjusted to obtain the forced h_{FE} desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.
CIRCUIT VALUES	L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω	L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V V_{clamp} = 250 V R_B adjusted to attain desired I_{B1}	V_{CC} = 250 V R_L = 83 Ω Pulse Width = 10 μs
TEST CIRCUITS	INDUCTIVE TEST CIRCUIT See Above for Detailed Conditions	OUTPUT WAVEFORMS t_1 Adjusted to Obtain I_C $t_1 = \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 = \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ Test Equipment Scope - Tektronix 475 or Equivalent	RESISTIVE TEST CIRCUIT

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK-REVERSE CURRENT



6367254 MOTOROLA SC (XSTRS/R F)
BUS48, BUS48A

96D 80739 D

T-33-15

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}

t_{rv} = Voltage Rise Time, 10–90% V_{clamp}

t_{fi} = Current Fall Time, 90–10% I_C

t_{tl} = Current Tail, 10–2% I_C

t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C t_c f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

INDUCTIVE SWITCHING

FIGURE 9 – STORAGE TIME, T_{sv}




FIGURE 10 – CROSSOVER AND FALL TIMES




FIGURE 11a – TURN-OFF TIMES vs FORCED GAIN





FIGURE 11b – TURN-OFF TIMES vs I_{B2}/I_{B1}



6367254 MOTOROLA SC (XSTRS/R F)
BUS48, BUS48A

96D 80740 D

T-33-15

The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 — FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 — REVERSE BIAS SAFE OPERATING AREA





FIGURE 14 — POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(\text{pk})$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS


For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.

6367254 MOTOROLA SC (XSTRS/R F)
BUS48, BUS48A

96D 80741 D

T-33-15

FIGURE 15 - THERMAL RESPONSE



OVERLOAD CHARACTERISTICS

FIGURE 16 - RATED OVERLOAD SAFE OPERATING AREA (OLSOA)





FIGURE 17 - $I_C = f(dV/dt)$



OLSOA

OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known.

Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

FIGURE 18 - OVERLOAD SOA TEST CIRCUIT

