Look-Ahead Carry Block

The MC14582B is a CMOS look–ahead carry generator capable of anticipating a carry across four binary adders or groups of adders. The device is cascadable to perform full look–ahead across n–bit adders. Carry, generate–carry, and propagate–carry functions are provided as enumerated in the pin designation table shown below.

- Expandable to any Number of Bits
- All Buffered Outputs
- Low Power Dissipation
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–power TTL Loads or One Low–Power Schottky TTL Load over the Rated Temperature Range

MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	– 0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	$-$ 0.5 to V_DD + 0.5	V
l _{in} , l _{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	– 65 to + 150	°C
ΤL	Lead Temperature (8–Second Soldering)	260	°C

* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: - 12 mW/°C From 100°C To 125°C


LOGIC EQUATIONS

$$\begin{split} & C_{n+x} = \overline{G0} + (\overline{P0} \bullet C_n) \\ & C_{n+y} = \overline{G1} + (\overline{P1} \bullet \overline{G0}) + (\overline{P1} \bullet \overline{P0} \bullet C_n) \\ & C_{n+z} = \overline{G2} + (\overline{P2} \bullet \overline{G1}) + (\overline{P2} \bullet \overline{P1} \ \overline{G0}) + (\overline{P2} \bullet \overline{P1} \bullet \overline{P0} \bullet C_n) \\ & \overline{G} = \ \overline{G3} + (\overline{P3} \bullet \overline{G2}) + (\overline{P3} \bullet \overline{P2} \bullet \overline{G1}) + (\overline{P1} \bullet \overline{P2} \bullet \overline{P3} \bullet \overline{G0}) \\ & \overline{P} = \overline{P3} \bullet \overline{P2} \bullet \overline{P1} \bullet \overline{P0} \end{split}$$

PIN DESIGNATIONS

Designation	Pin No's	Function
<u>G0, G1, G2, G3</u>	3, 1, 14, 5	Active–Low Carry–Generate Inputs
P0, P1, P2, P3	4, 2, 15, 6	Active–Low Carry–Propagate Inputs
Cn	13	Carry Input
C _{n+x} , C _{n+y} C _{n+z}	12, 11, 9	Carry Outputs
G	10	Active–Low Group Carry–Generate Output
P	7	Active–Low Group Carry–Propagate Output





 $T_A = -55^\circ$ to 125° C for all packages.

MC14582B

PIN ASSIGNMENT							
G1 [1•	16	D VDD				
P1 [2	15] P 2				
<u></u> 60 [3	14] <u>G</u> 2				
<u></u> P0 [4	13] C _{in}				
<u></u> G3 [5	12] C _{n+x}				
<u>P</u> 3 [6	11] C _{n+y}				
ΡC	7	10] <u>G</u>				
v _{ss} c	8	9] C _{n+z}				
			-				

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

			VDD	– 55°C 2			25°C	25°C		125°C	
Characteristic		Symbol	Vdc	Min	Max	Min	Тур #	Max	Min	Мах	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	VOL	5.0 10 15		0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
V _{in} = 0 or V _{DD}	"1" Level	VOH	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	VIL	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
(V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	"1" Level	VIH	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11	 _	Vdc
Output Drive Current $(V_{OH} = 2.5 \text{ Vdc})$ $(V_{OH} = 4.6 \text{ Vdc})$ $(V_{OH} = 9.5 \text{ Vdc})$ $(V_{OH} = 13.5 \text{ Vdc})$	Source	IOH	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	 	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8		- 1.7 - 0.36 - 0.9 - 2.4	 	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	IOL	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mAdc
Input Current		l _{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
Input Capacitance (V _{in} = 0)		C _{in}	—		_	_	5.0	7.5	_		pF
Quiescent Current (Per Package)		IDD	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiesce Per Package) (C _L = 50 pF on all outp buffers switching)		ŀΤ	5.0 10 15			$I_{T} = (2$	I.4 μΑ/kHz) f 2.8 μΑ/kHz) f 4.3 μΑ/kHz) f	+ I _{DD}			µAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

** The formulas given are for the typical characteristics only at 25° C.

†To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$

where: IT is in μ A (per package), CL in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.005.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

SWITCHING CHARACTERISTICS* (CL = 50 pF, TA = 25° C)

Characteristic	Symbol	V _{DD}	Min	Тур #	Max	Unit
Output Rise and Fall Time t _{TLH} , t _{THL} = (1.5 ns/pF) C _L + 25 ns t _{TLH} , t _{THL} = (0.75 ns/pF) C _L + 12.5 ns t _{TLH} , t _{THL} = (0.55 ns/pF) C _L + 9.5 ns	tтLH, tтнL	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time tpLH, tpHL = (1.7 ns/pF) CL + 260 ns tpLH, tpHL = (0.66 ns/pF) CL + 107 ns tpLH, tpHL = (0.5 ns/pF) CL + 85 ns	^t PLH, ^t PHL	5.0 10 15		345 140 110	690 280 220	ns

* The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1. Dynamic Power Dissipation Test Circuit and Waveform




Figure 2. Source Current Test Circuit






Figure 3. Sink Current Test Circuit




TEST TABLE							
A	C Paths	DC Data					
Input	Output	To V _{SS}	To V _{DD}				
P0	P	Remaining P's, C _n	<u>G</u> 's				
G0	G	P's, C _n	Remaining G's				
Cn	C _{n+x} , C _{n+y} , C _{n+z}	P's	<u>G</u> 's				
20 ns Vin Vin Vin Vin VDD							






A AND B INPUTS AND F OUTPUTS ARE NOT SHOWN (MC14581B).

OUTLINE DIMENSIONS





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

٥



ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

