# Designer's™ Data Sheet


# HDTMOS E-FET™ High Energy Power FET D2PAK for Surface Mount

# N-Channel Enhancement-Mode Silicon Gate

The D<sup>2</sup>PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower R<sub>DS(on)</sub> capabilities. This advanced high–cell density HDTMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I<sub>DSS</sub> and V<sub>DS(on)</sub> Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13-inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number






# MTB75N05HD

Motorola Preferred Device

TMOS POWER FET 75 AMPERES 50 VOLTS RDS(on) = 9.5 m $\Omega$ 



### **MAXIMUM RATINGS** (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	50	Volts
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 M $\Omega$ )	VDGR	50	
Gate-to-Source Voltage — Continuous	V <sub>GS</sub>	± 20	
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t <sub>p</sub> ≤ 10 μs)	I <sub>D</sub>	75 65 225	Amps
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T <sub>A</sub> = 25°C (minimum footprint, FR–4 board)	PD	125 1.0 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ ( $V_{DD} = 25$ V, $V_{GS} = 10$ V, Peak $I_L = 75$ A, $L = 0.177$ mH, $R_G = 25$ $\Omega$ )	EAS	500	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (minimum footprint, FR-4 board)	R <sub>θ</sub> JC R <sub>θ</sub> JA R <sub>θ</sub> JA	1.0 62.5 50	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

**Designer's Data for "Worst Case" Conditions** — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Designer's, E–FET and HDTMOS are trademarks of Motorola Inc. TMOS is a registered trademark of Motorola, Inc. Thermal Clad is a trademark of the Bergquist Company.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 2



# MTB75N05HD

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Chara	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (VGS = 0, ID = 250 $\mu$ Adc) Temperature Coefficient (Positive)	$(C_{pk} \ge 2)(2)$	V <sub>(BR)DSS</sub>	50 —	<u> </u>		Vdc mV/°C
Zero Gate Voltage Drain Current (VDS = 50 V, VGS = 0) (VDS = 50 V, VGS = 0, TJ = 125°C	)	I <sub>DSS</sub>	<u> </u>	_ _	10 100	μAdc
Gate–Body Leakage Current (VGS = ± 20 Vdc, VDS = 0)		IGSS	_	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient	$(C_{pk} \ge 1.5)^{(2)}$ (Negative)	V <sub>GS(th)</sub>	2.0 —	— 6.3	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resistan (VGS = 10 Vdc, I <sub>D</sub> = 20 Adc)	$(C_{pk} \ge 3.0)(2)$	R <sub>DS(on)</sub>	_	7.0	9.5	mΩ
Drain-to-Source On-Voltage (VGS = (ID = 75 A) (ID = 20 Adc, TJ = 125°C)	10 Vdc) <sup>(3)</sup>	V <sub>DS(on)</sub>	<u> </u>	0.63 —	— 0.34	Vdc
Forward Transconductance (V <sub>DS</sub> = 1	0 Vdc, I <sub>D</sub> = 20 Adc)	9FS	15	_	_	mhos
DYNAMIC CHARACTERISTICS		•				•
Input Capacitance	(\( \) = 25 \( \) \( \) = 0 \( \) \(	C <sub>iss</sub>	_	2600	2900	pF
Output Capacitance		C <sub>oss</sub>	_	1000	1100	
Transfer Capacitance		C <sub>rss</sub>	_	230	275	
SWITCHING CHARACTERISTICS (4)						1
Turn-On Delay Time		t <sub>d(on)</sub>	_	15	30	ns
Rise Time	$(V_{DD} = 25 \text{ V}, I_D = 75 \text{ A}, V_{GS} = 10 \text{ V}, R_G = 9.1 \Omega)$	t <sub>r</sub>	_	170	340	
Turn-Off Delay Time		t <sub>d</sub> (off)	_	70	140	
Fall Time		t <sub>f</sub>	_	100	200	
Gate Charge	(V <sub>DS</sub> = 40 V, I <sub>D</sub> = 75 A, V <sub>GS</sub> = 10 V)	Q <sub>T</sub>	_	71	100	nC
		Q <sub>1</sub>	_	13	_	
		Q <sub>2</sub>	_	33	_	
		Q <sub>3</sub>	_	26	_	1
SOURCE-DRAIN DIODE CHARACTE	RISTICS			•		
Forward On–Voltage	$(I_S = 75 \text{ A}, V_{GS} = 0)$ $(C_{pk} \ge 10)^{(2)}$ $(I_S = 20 \text{ A}, V_{GS} = 0)$ $(I_S = 20 \text{ A}, V_{GS} = 0, T_J = 125^{\circ}\text{C})$	V <sub>SD</sub>	_	0.97 0.80 0.68	 1.00 	Vdc
Reverse Recovery Time	$(I_S = 37.5 \text{ A}, V_{GS} = 0,$ $dI_S/dt = 100 \text{ A/}\mu\text{s})$	t <sub>rr</sub>	_	57	_	ns
		ta	_	40	_	1
		t <sub>b</sub>	_	17	_	1
Reverse Recovery Stored Charge		Q <sub>RR</sub>	_	0.17	_	μC
NTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from contact screw on t (Measured from drain lead 0.25" from		L <sub>D</sub>		3.5 4.5	_ _	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	_	7.5	_	

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
   Reflects Typical Values. C<sub>pk</sub> = ABSOLUTE VALUE OF (SPEC AVG) / 3 \* SIGMA).
   For accurate measurements, good Kelvin contact required.
- (4) Switching characteristics are independent of operating junction temperature.

# TYPICAL ELECTRICAL CHARACTERISTICS(1)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Drain Current and Temperature




Figure 4. On–Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

<sup>(1)</sup> Pulse Tests: Pulse Width  $\leq$  250  $\mu$ s, Duty Cycle  $\leq$  2%.

#### **POWER MOSFET SWITCHING**

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain—gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load, VGS remains virtually constant at a level known as the plateau voltage, VSGP. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$ 

 $t_f = Q_2 \times R_G/V_{GSP}$ 

where

 $V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$   $R_{G}$  = the gate drive resistance

and Q<sub>2</sub> and V<sub>GSP</sub> are read from the gate charge curve.

During the turn—on and turn—off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in a RC network. The equations are:


 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ 

 $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ 

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on–state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board—mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

#### DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{\Gamma\Gamma}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{\Gamma\Gamma}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high




Figure 10. Diode Forward Voltage versus Current

di/dts. The diode's negative di/dt during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive di/dt during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{\Gamma\Gamma}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 11. Reverse Recovery Time (trr)

#### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T<sub>C</sub>) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded, and that the transition time (t<sub>r</sub>, t<sub>f</sub>) does not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R $_{\theta}$ JC).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current (I<sub>DM</sub>), the energy rating is specified at rated continuous current (I<sub>D</sub>), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I<sub>D</sub> can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 14. Thermal Response





Figure 15. D<sup>2</sup>PAK Power Derating Curve

#### PACKAGE DIMENSIONS



#### MTB75N05HD

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and "" are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### **Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



