

54AC/74AC169•54ACT/74ACT169 4-Stage Synchronous Bidirectional Counter



General Description

The 'AC/'ACT169 is fully synchronous 4-stage up/down counter. The 'AC/'ACT169 is a modulo-16 binary counter. It features a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the Clock.

Features


- I_{CC} reduced by 50%
- Synchronous counting and loading
- Built-In lookahead carry capability
- Presettable for programmable operation
- Outputs source/sink 24 mA
- 'ACT has TTL-compatible inputs
- Standard Military Drawing (SMD)
— 'AC169: 5962-91603

Logic Symbols




Connection Diagrams

Pin Assignment for DIP, Flatpak and SOIC




Pin Assignment for LCC



Pin Names	Description
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input
P ₀ -P ₃	Parallel Data Inputs
PE	Parallel Enable Input
U/D	Up-Down Count Control Input
Q ₀ -Q ₃	Flip-Flop Outputs
TC	Terminal Count Output

FACT™ is a trademark of National Semiconductor Corporation.

Logic Diagram



TL/F/9934-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Functional Description

The 'AC/'ACT169 uses edge-triggered J-K-type flip-flops and have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When $\overline{PE}$ is LOW, the data on the P_0 – P_3 inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both $\overline{CEP}$ and $\overline{CET}$ must be LOW and $\overline{PE}$ must be HIGH; the $U/\overline{D}$ input then determines the direction of counting. The Terminal Count ($\overline{TC}$) output is normally HIGH and goes LOW, provided that $\overline{CET}$ is LOW, when a counter reaches zero in the Count Down mode or reaches 15 in the Count Up mode. The $\overline{TC}$ output state is not a function of the Count Enable Parallel ($\overline{CEP}$) input level. If an illegal state occurs, the 'AC169 will return to the legitimate sequence within two counts. Since the $\overline{TC}$ signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on $\overline{TC}$. For this reason the use of $\overline{TC}$ as a clock signal is not recommended (see logic equations below).


- 1) Count Enable = $\overline{CEP} \cdot \overline{CET} \cdot \overline{PE}$
- 2) Up: $\overline{TC} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (Up) \cdot \overline{CET}$
- 3) Down: $\overline{TC} = \overline{Q_0} \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot (Down) \cdot \overline{CET}$

Mode Select Table

$\overline{PE}$	$\overline{CEP}$	$\overline{CET}$	$U/\overline{D}$	Action on Rising Clock Edge
L	X	X	X	Load (P_n to Q_n)
H	L	L	H	Count Up (Increment)
H	L	L	L	Count Down (Decrement)
H	H	X	X	No Change (Hold)
H	X	H	X	No Change (Hold)

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

State Diagrams



TL/F/9934-6

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	−0.5V to +7.0V
DC Input Diode Current (I_{IK})	−20 mA
$V_I = -0.5V$	+20 mA
$V_I = V_{CC} + 0.5V$	
DC Input Voltage (V_I)	−0.5V to $V_{CC} + 0.5V$
DC Output Diode Current (I_{OK})	−20 mA
$V_O = -0.5V$	+20 mA
$V_O = V_{CC} + 0.5V$	
DC Output Voltage (V_O)	−0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current (I_O)	±50 mA
DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})	±50 mA
Storage Temperature (T_{STG})	−65°C to +150°C
Junction Temperature (T_J)	
CDIP	175°C
PDIP	140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC})	2.0V to 6.0V
'AC	4.5V to 5.5V
'ACT	
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	−40°C to +85°C
74AC/ACT	−55°C to +125°C
54AC/ACT	
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
'AC Devices	
V_{IN} from 30% to 70% of V_{CC}	125 mV/ns
V_{CC} @ 3.3V, 4.5V, 5.5V	
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
'ACT Devices	
V_{IN} from 0.8V to 2.0V	125 mV/ns
V_{CC} @ 4.5V, 5.5V	

DC Characteristics for 'AC Family Devices

Symbol	Parameter	V _{CC} (V)	74AC		54AC		74AC		Units	Conditions
			T _A = +25°C		T _A = −55°C to +125°C		T _A = −40°C to +85°C			
			Typ	Guaranteed Limits						
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	2.1 3.15 3.85		V	V _{OUT} = 0.1V or V _{CC} − 0.1V	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	0.9 1.35 1.65		V	V _{OUT} = 0.1V or V _{CC} − 0.1V	
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	2.9 4.4 5.4		V	I _{OUT} = −50 μA	
		3.0 4.5 5.5		2.56 3.86 4.86	2.4 3.7 4.7	2.46 3.76 4.76		V	*V _{IN} = V _{IL} or V _{IH} −12 mA I _{OH} −24 mA −24 mA	
		3.0 4.5 5.5		0.36 0.36 0.36	0.50 0.50 0.50	0.44 0.44 0.44		V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1		V	I _{OUT} = 50 μA		
	3.0 4.5 5.5		0.36 0.36 0.36	0.50 0.50 0.50	0.44 0.44 0.44		V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA		
	I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0		μA	V _I = V _{CC} , GND

*All outputs loaded; thresholds on input associated with output under test.

DC Characteristics for 'AC Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	74AC		54AC	74AC	Units	Conditions
			T _A = + 25°C		T _A = − 55°C to + 125°C	T _A = − 40°C to + 85°C		
			Typ	Guaranteed Limits				
I _{OLD}	†Minimum Dynamic Output Current	5.5			50	75	mA	V _{OLD} = 1.65V Max
I _{OHD}		5.5			− 50	− 75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		4.0	80.0	40.0	μA	V _{IN} = V _{CC} or GND

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.
I_{CC} for 54AC @ 25°C is identical to 74AC @ 25°C.

DC Characteristics for 'ACT Family Devices

Symbol	Parameter	V _{CC} (V)	74ACT		54ACT	74ACT	Units	Conditions
			T _A = +25°C		T _A = −55°C to +125°C	T _A = −40°C to +85°C		
			Typ	Guaranteed Limits				
V _{IH}	Minimum High Level Input Voltage	4.5	1.5	2.0	2.0	2.0	V	V _{OUT} = 0.1V or V _{CC} − 0.1V
		5.5	1.5	2.0	2.0	2.0		
V _{IL}	Maximum Low Level Input Voltage	4.5	1.5	0.8	0.8	0.8	V	V _{OUT} = 0.1V or V _{CC} − 0.1V
		5.5	1.5	0.8	0.8	0.8		
V _{OH}	Minimum High Level Output Voltage	4.5	4.49	4.4	4.4	4.4	V	I _{OUT} = −50 μA
		5.5	5.49	5.4	5.4	5.4		
		4.5		3.86	3.70	3.76	V	*V _{IN} = V _{IL} or V _{IH} I _{OH} = −24 mA
		5.5		4.86	4.70	4.76		
V _{OL}	Maximum Low Level Output Voltage	4.5	0.001	0.1	0.1	0.1	V	I _{OUT} = 50 μA
		5.5	0.001	0.1	0.1	0.1		
		4.5		0.36	0.50	0.44	V	*V _{IN} = V _{IL} or V _{IH} I _{OL} = 24 mA
		5.5		0.36	0.50	0.44		
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μA	V _I = V _{CC} , GND
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	V _I = V _{CC} − 2.1V
I _{OLD}	†Minimum Dynamic Output Current	5.5			50	75	mA	V _{OLD} = 1.65V Max
I _{OHD}		5.5			−50	−75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		4.0	80.0	40.0	μA	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{CC} for 54ACT @ 25°C is identical to 74ACT @ 25°C.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} * (V)	74AC			54AC		74AC		Units
			T _A = +25°C C _L = 50 pF			T _A = −55°C to +125°C C _L = 50 pF		T _A = −40°C to +85°C C _L = 50 pF		
			Min	Typ	Max	Min	Max	Min	Max	
f _{max}	Maximum Clock Frequency	3.3 5.0	75 100	118 154		55 75		65 90		MHz
t _{PLH}	Propagation Delay CP to Q _n (PE HIGH or LOW)	3.3 5.0	2.5 1.5	9.5 7.0	13.0 10.0	1.0 1.5	15.0 12.0	2.0 1.5	14.5 11.0	ns
t _{PHL}	Propagation Delay CP to Q _n (PE HIGH or LOW)	3.3 5.0	2.5 1.5	10.5 7.5	14.5 11.0	1.0 1.5	16.5 13.0	2.0 1.5	16.0 12.0	ns
t _{PLH}	Propagation Delay CP to $\overline{TC}$	3.3 5.0	4.5 3.0	13.5 9.5	18.0 13.0	3.0 3.0	22.0 16.0	3.5 2.0	22.0 14.0	ns
t _{PHL}	Propagation Delay CP to $\overline{TC}$	3.3 5.0	3.5 2.5	13.5 9.5	18.0 13.0	3.0 3.0	22.0 16.0	3.0 2.0	20.5 14.5	ns
t _{PLH}	Propagation Delay $\overline{CET}$ to $\overline{TC}$	3.3 5.0	3.5 3.0	11.0 8.0	15.0 10.5	1.0 1.5	18.5 13.0	3.0 2.5	16.5 12.0	ns
t _{PHL}	Propagation Delay $\overline{CET}$ to $\overline{TC}$	3.3 5.0	3.0 2.0	9.5 7.0	12.5 9.0	1.0 1.5	16.0 11.0	2.5 1.5	14.5 10.0	ns
t _{PLH}	Propagation Delay U/ $\overline{D}$ to $\overline{TC}$	3.3 5.0	3.5 2.5	11.0 8.0	15.0 10.5	1.0 1.5	18.5 13.0	3.0 2.0	17.0 12.0	ns
t _{PHL}	Propagation Delay U/ $\overline{D}$ to $\overline{TC}$	3.3 5.0	2.5 1.5	10.0 7.0	13.5 9.5	1.0 1.5	16.5 12.0	2.0 1.5	15.5 10.5	ns

*Voltage Range 3.3 is 3.3V ±0.3V
Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements

Symbol	Parameter	V _{CC} * (V)	74AC		54AC	74AC	Units
			T _A = +25°C C _L = 50 pF		T _A = −55°C to +125°C C _L = 50 pF	T _A = −40°C to +85°C C _L = 50 pF	
			Typ	Guaranteed Minimum			
t _s	Setup Time, HIGH or LOW P _n to CP	3.3 5.0	3.0 1.5	4.5 2.5	7.0 4.5	5.0 2.5	ns
t _h	Hold Time, HIGH or LOW P _n to CP	3.3 5.0	−1.5 −0.5	0.5 1.5	2.0 2.5	0.5 1.5	ns
t _s	Setup Time, HIGH or LOW CEP to CP	3.3 5.0	7.5 4.5	10.5 7.0	13.5 9.0	12.5 8.0	ns
t _h	Hold Time, HIGH or LOW CEP to CP	3.3 5.0	−4.5 −2.0	0 0.5	0.5 2.5	0 1.0	ns
t _s	Setup Time, HIGH or LOW CET to CP	3.3 5.0	7.0 4.0	10.0 6.5	13.5 9.0	12.0 8.0	ns
t _h	Hold Time, HIGH or LOW CET to CP	3.3 5.0	−6.0 −4.0	0 0.5	0.5 2.5	0 1.0	ns
t _s	Setup Time, HIGH or LOW PE to CP	3.3 5.0	3.5 2.0	5.5 3.5	8.5 6.5	6.5 4.0	ns
t _h	Hold Time, HIGH or LOW PE to CP	3.3 5.0	−3.5 −1.5	0 0.5	0.5 2.0	0 0.5	ns
t _s	Setup Time, HIGH or LOW U/D to CP	3.3 5.0	7.0 4.5	10.0 6.5	13.0 9.0	11.5 7.5	ns
t _h	Hold Time, HIGH or LOW U/D to CP	3.3 5.0	−7.0 −4.0	0 0.5	0.5 2.0	0 0.5	ns
t _w	CP Pulse Width, HIGH or LOW	3.3 5.0	2.0 2.0	3.0 3.0	5.0 5.0	4.0 3.0	ns

*Voltage Range 3.3 is 3.3V ±0.3V
Voltage Range 5.0 is 5.0V ±0.5V

AC Electrical Characteristics

Symbol	Parameter	V _{CC} * (V)	74ACT			54ACT		74ACT		Units
			T _A = +25°C C _L = 50 pF			T _A = −55°C to +125°C C _L = 50 pF		T _A = −40°C to +85°C C _L = 50 pF		
			Min	Typ	Max	Min	Max	Min	Max	
f _{max}	Maximum Clock Frequency	5.0	90			75		90		MHz
t _{PLH}	Propagation Delay CP to Q _n ($\overline{PE}$ HIGH or LOW)	5.0	2.0	6.5	9.0	1.5	12.5	2.0	10.5	ns
t _{PHL}	Propagation Delay CP to Q _n ($\overline{PE}$ HIGH or LOW)	5.0	2.0	6.5	9.0	1.5	12.5	2.0	10.5	ns
t _{PLH}	Propagation Delay CP to $\overline{TC}$	5.0	3.0	9.0	11.5	1.5	16.5	3.0	14.0	ns
t _{PHL}	Propagation Delay CP to $\overline{TC}$	5.0	3.0	9.0	11.5	1.5	16.5	3.0	14.0	ns
t _{PLH}	Propagation Delay $\overline{CET}$ to $\overline{TC}$	5.0	2.5	7.5	10.0	1.5	13.5	2.5	11.5	ns
t _{PHL}	Propagation Delay $\overline{CET}$ to $\overline{TC}$	5.0	2.5	7.5	10.0	1.5	13.5	2.5	11.5	ns
t _{PLH}	Propagation Delay U/ $\overline{D}$ to $\overline{TC}$	5.0	2.5	8.0	10.5	1.5	14.5	2.5	12.0	ns
t _{PHL}	Propagation Delay U/ $\overline{D}$ to $\overline{TC}$	5.0	2.5	8.0	10.5	1.5	14.5	2.5	12.0	ns

*Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements

Symbol	Parameter	V _{CC} * (V)	74ACT		54ACT	74ACT	Units
			T _A = +25°C C _L = 50 pF		T _A = −55°C to +125°C C _L = 50 pF	T _A = −40°C to +85°C C _L = 50 pF	
			Typ	Guaranteed Minimum			
t _s	Setup Time, HIGH or LOW P _n to CP	5.0		2.5	4.5	2.5	ns
t _h	Hold Time, HIGH or LOW P _n to CP	5.0		1.5	2.5	1.5	ns
t _s	Setup Time, HIGH or LOW CEP to CP	5.0		7.0	9.0	7.0	ns
t _h	Hold Time, HIGH or LOW CEP to CP	5.0		0	2.5	0	ns
t _s	Setup Time, HIGH or LOW CET to CP	5.0		7.0	9.0	7.0	ns
t _h	Hold Time, HIGH or LOW CET to CP	5.0		0	2.5	0	ns
t _s	Setup Time, HIGH or LOW PE to CP	5.0		6.0	6.5	6.0	ns
t _h	Hold Time, HIGH or LOW PE to CP	5.0		0.5	2.0	0.5	ns
t _s	Setup Time, HIGH or LOW U/D to CP	5.0		7.0	9.0	7.0	ns
t _h	Hold Time, HIGH or LOW U/D to CP	5.0		0.5	2.0	0.5	ns
t _w	CP Pulse Width, HIGH or LOW	5.0		4.0	5.0	4.0	ns


*Voltage Range 5.0 is 5.0V ±0.5V

Capacitance


Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = Open
C _{PD}	Power Dissipation Capacitance	60.0	pF	V _{CC} = 5.0V

Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




Physical Dimensions inches (millimeters)



20-Terminal Ceramic Leadless Chip Carrier (L)
NS Package Number E20A


E20A (REV D)




16-Lead Ceramic Dual-In-Line Package (D)
NS Package Number J16A

J16A (REV L)


Physical Dimensions inches (millimeters) (Continued)



**16-Lead Small Outline Integrated Circuit (S)
NS Package Number M16A**



**16-Lead Plastic Dual-In-Line Package (P)
NS Package Number N16E**

Physical Dimensions inches (millimeters) (Continued)

16-Lead Ceramic Flatpak (F)
NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 2900 Semiconductor Drive
 P.O. Box 58090
 Santa Clara, CA 95052-8090
 Tel: (408) 272-9959
 TWX: (910) 339-9240

National Semiconductor GmbH
 Livny-Gargan-Str. 10
 D-82256 Fürstenfeldbruck
 Germany
 Tel: (81-41) 35-0
 Telex: 527849
 Fax: (81-41) 35-1

National Semiconductor Japan Ltd.
 Sumitomo Chemical
 Engineering Center
 Bldg. 7F
 1-7-1, Nakase, Mihamu-Ku
 Chiba-City,
 Chiba Prefecture 261
 Tel: (043) 299-2300
 Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd.
 13th Floor, Straight Block,
 Ocean Centre, 5 Canton Rd.
 Tsimshatsui, Kowloon
 Hong Kong
 Tel: (852) 2737-1600
 Fax: (852) 2736-9960

National Semicondutores Do Brasil Ltda.
 Rue Deputado Lacorda Franco
 120-3A
 Sao Paulo-SP
 Brazil 05418-000
 Tel: (55-11) 212-5066
 Telex: 391-1131931 NSBR BR
 Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty. Ltd.
 Building 16
 Business Park Drive
 Monash Business Park
 Nottingham, Melbourne
 Victoria 3168 Australia
 Tel: (3) 558-9999
 Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.