

## 54AC/74AC74 • 54ACT/74ACT74 Dual D-Type Positive Edge-Triggered Flip-Flop

### General Description

The 'AC/'ACT74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary ( $Q$ ,  $\bar{Q}$ ) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.


### Asynchronous Inputs:

- LOW input to  $\bar{S}_D$  (Set) sets  $Q$  to HIGH level
- LOW input to  $\bar{C}_D$  (Clear) sets  $Q$  to LOW level
- Clear and Set are independent of clock
- Simultaneous LOW on  $\bar{C}_D$  and  $\bar{S}_D$  makes both  $Q$  and  $\bar{Q}$  HIGH

### Features

- $I_{CC}$  reduced by 50%
- Output source/sink 24 mA
- 'ACT74 has TTL-compatible inputs
- Standard Military Drawing (SMD)
  - 'AC74: 5962-88520
  - 'ACT74: 5962-87525


### Logic Symbols



TL/F/9920-1

TL/F/9920-2

### IEEE/IEC




TL/F/9920-3

Pin Names	Description
$D_1, D_2$	Data Inputs
$CP_1, CP_2$	Clock Pulse Inputs
$\bar{C}_{D1}, \bar{C}_{D2}$	Direct Clear Inputs
$\bar{S}_{D1}, \bar{S}_{D2}$	Direct Set Inputs
$Q_1, \bar{Q}_1, Q_2, \bar{Q}_2$	Outputs


### Connection Diagrams

#### Pin Assignment for DIP, Flatpak and SOIC



TL/F/9920-4

#### Pin Assignment for LCC



TL/F/9920-5

### Truth Table (Each Half)

Inputs				Outputs	
$\bar{S}_D$	$\bar{C}_D$	CP	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H
H	H	↗	H	H	L
H	H	↘	L	L	H
H	H	L	X	$Q_0$	$\bar{Q}_0$

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

↗ = LOW-to-HIGH Clock Transition

$Q_0(\bar{Q}_0)$  = Previous Q( $\bar{Q}$ ) before LOW-to-HIGH Transition of Clock

### Logic Diagram



TL/F/9920-6

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ )	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage ( $V_I$ )	-0.5V to $V_{CC} + 0.5V$
DC Output Diode Current ( $I_{OK}$ )	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage ( $V_O$ )	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current ( $I_O$ )	±50 mA
DC $V_{CC}$ or Ground Current per Output Pin ( $I_{CC}$ or $I_{GND}$ )	±50 mA
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
Junction Temperature ( $T_J$ )	
CDIP	175°C
PDIP	140°C

**Note 1:** Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

## Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ )		2.0V to 6.0V
'AC		4.5V to 5.5V
'ACT		
Input Voltage ( $V_I$ )		0V to $V_{CC}$
Output Voltage ( $V_O$ )		0V to $V_{CC}$
Operating Temperature ( $T_A$ )		
74AC/ACT		-40°C to +85°C
54AC/ACT		-55°C to +125°C
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )		
'AC Devices		
$V_{IN}$ from 30% to 70% of $V_{CC}$		
$V_{CC}$ @ 3.3V, 4.5V, 5.5V		125 mV/ns
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )		
'ACT Devices		
$V_{IN}$ from 0.8V to 2.0V		
$V_{CC}$ @ 4.5V, 5.5V		125 mV/ns

## DC Characteristics for 'AC Family Devices

Symbol	Parameter	$V_{CC}$ (V)	74AC		54AC	74AC	Units	Conditions
			$T_A = +25^\circ\text{C}$		$T_A = -55^\circ\text{C to } +125^\circ\text{C}$	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		
			Typ	Guaranteed Limits				
$V_{IH}$	Minimum High Level Input Voltage	3.0	1.5	2.1	2.1	2.1	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		4.5	2.25	3.15	3.15	3.15		
		5.5	2.75	3.85	3.85	3.85		
$V_{IL}$	Maximum Low Level Input Voltage	3.0	1.5	0.9	0.9	0.9	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		4.5	2.25	1.35	1.35	1.35		
		5.5	2.75	1.65	1.65	1.65		
$V_{OH}$	Minimum High Level Output Voltage	3.0	2.99	2.9	2.9	2.9	V	$I_{OUT} = -50 \mu\text{A}$
		4.5	4.49	4.4	4.4	4.4		
		5.5	5.49	5.4	5.4	5.4		
$V_{OL}$	Maximum Low Level Output Voltage	3.0		2.56	2.4	2.46	V	* $V_{IN} = V_{IL}$ or $V_{IH}$ -12 mA $I_{OH} = -24 \text{ mA}$ -24 mA
		4.5		3.86	3.7	3.76		
		5.5		4.86	4.7	4.76		
$V_{OL}$	Maximum Low Level Output Voltage	3.0	0.002	0.1	0.1	0.1	V	$I_{OUT} = 50 \mu\text{A}$
		4.5	0.001	0.1	0.1	0.1		
		5.5	0.001	0.1	0.1	0.1		
$V_{OL}$	Maximum Low Level Output Voltage	3.0		0.36	0.5	0.44	V	* $V_{IN} = V_{IL}$ or $V_{IH}$ 12 mA $I_{OL} = 24 \text{ mA}$ 24 mA
		4.5		0.36	0.5	0.44		
		5.5		0.36	0.5	0.44		
$I_{IN}$	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μA	$V_I = V_{CC}, \text{GND}$

\*All outputs loaded; thresholds on input associated with output under test.

## DC Characteristics for 'AC Family Devices (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	74AC		54AC	74AC	Units	Conditions
			T <sub>A</sub> = +25°C		T <sub>A</sub> = -55°C to +125°C	T <sub>A</sub> = -40°C to +85°C		
			Typ	Guaranteed Limits				
I <sub>OLD</sub>	†Minimum Dynamic Output Current	5.5			50	75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>		5.5			-50	-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		2.0	40.0	20.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND

†Maximum test duration 2.0 ms, one output loaded at a time.

**Note:** I<sub>IN</sub> and I<sub>CC</sub> @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V<sub>CC</sub>.  
I<sub>CC</sub> for 54AC @ 25°C is identical to 74AC @ 25°C.

## DC Characteristics for 'ACT Family Devices

Symbol	Parameter	V <sub>CC</sub> (V)	74ACT		54ACT	74ACT	Units	Conditions
			T <sub>A</sub> = +25°C		T <sub>A</sub> = -55°C to +125°C	T <sub>A</sub> = -40°C to +85°C		
			Typ	Guaranteed Limits				
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5	1.5	2.0	2.0	2.0	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V
		5.5	1.5	2.0	2.0	2.0		
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5	1.5	0.8	0.8	0.8	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V
		5.5	1.5	0.8	0.8	0.8		
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5	4.49	4.4	4.4	4.4	V	I <sub>OUT</sub> = -50 μA
		5.5	5.49	5.4	5.4	5.4		
		4.5		3.86	3.70	3.76	V	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> -24 mA -24 mA
		5.5		4.86	4.70	4.76		
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5	0.001	0.1	0.1	0.1	V	I <sub>OUT</sub> = 50 μA
		5.5	0.001	0.1	0.1	0.1		
		4.5		0.36	0.50	0.44	V	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> 24 mA 24 mA
		5.5		0.36	0.50	0.44		
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND
I <sub>CC</sub> T	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.6	1.5	mA	V <sub>I</sub> = V <sub>CC</sub> - 2.1V
I <sub>OLD</sub>	†Minimum Dynamic Output Current	5.5			50	75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>		5.5			-50	-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		2.0	40.0	20.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND

\*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

**Note:** I<sub>CC</sub> for 54ACT @ 25°C is identical to 74ACT @ 25°C.

## AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> * (V)	74AC			54AC		74AC		Units
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		
			Min	Typ	Max	Min	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	3.3 5.0	100 140	125 160		70 95		95 125	MHz	
t <sub>PLH</sub>	Propagation Delay C <sub>Dn</sub> or S <sub>Dn</sub> to Q <sub>n</sub> or Q <sub>n</sub>	3.3 5.0	3.5 2.5	8.0 6.0	12.0 9.0	1.0 1.0	13.0 9.5	2.5 2.0	13.0 10.0	ns
t <sub>PHL</sub>	Propagation Delay C <sub>Dn</sub> or S <sub>Dn</sub> to Q <sub>n</sub> or Q <sub>n</sub>	3.3 5.0	4.0 3.0	10.5 8.0	12.0 9.5	1.0 1.0	14.0 10.5	3.5 2.5	13.5 10.5	ns
t <sub>PLH</sub>	Propagation Delay CP <sub>n</sub> to Q <sub>n</sub> or Q <sub>n</sub>	3.3 5.0	4.5 3.5	8.0 6.0	13.5 10.0	1.0 1.0	17.5 12.0	4.0 3.0	16.0 10.5	ns
t <sub>PHL</sub>	Propagation Delay CP <sub>n</sub> to Q <sub>n</sub> or Q <sub>n</sub>	3.3 5.0	3.5 2.5	8.0 6.0	14.0 10.0	1.0 1.0	13.5 10.0	3.5 2.5	14.5 10.5	ns

\*Voltage Range 3.3 is 3.3V ± 0.3V  
Voltage Range 5.0 is 5.0V ± 0.5V

## AC Operating Requirements

Symbol	Parameter	V <sub>CC</sub> * (V)	74AC		54AC	74AC	Units
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF	T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF	
			Typ	Guaranteed Minimum			
t <sub>s</sub>	Set-up Time, HIGH or LOW D <sub>n</sub> to CP <sub>n</sub>	3.3 5.0	1.5 1.0	4.0 3.0	5.0 4.0	4.5 3.0	ns
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP <sub>n</sub>	3.3 5.0	-2.0 -1.5	0.5 0.5	0.5 0.5	0.5 0.5	ns
t <sub>w</sub>	CP <sub>n</sub> or C <sub>Dn</sub> or S <sub>Dn</sub> Pulse Width	3.3 5.0	3.0 2.5	5.5 4.5	8.0 5.5	7.0 5.0	ns
t <sub>rec</sub>	Recovery Time C <sub>Dn</sub> or S <sub>Dn</sub> to CP	3.3 5.0	-2.5 -2.0	0 0	0.5 0.5	0 0	ns

\*Voltage Range 3.3 is 3.3V ± 0.3V  
Voltage Range 5.0 is 5.0V ± 0.5V

## AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACT			54ACT		74ACT		Units
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		
			Min	Typ	Max	Min	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	5.0	145	210		85		125	MHz	
t <sub>PLH</sub>	Propagation Delay C <sub>Dn</sub> or S <sub>Dn</sub> to Q <sub>n</sub> or Q <sub>n</sub>	5.0	3.0	5.5	9.5	1.0	11.5	2.5	10.5	ns
t <sub>PHL</sub>	Propagation Delay C <sub>Dn</sub> or S <sub>Dn</sub> to Q <sub>n</sub> or Q <sub>n</sub>	5.0	3.0	6.0	10.0	1.0	12.5	3.0	11.5	ns
t <sub>PLH</sub>	Propagation Delay CP <sub>n</sub> to Q <sub>n</sub> or Q <sub>n</sub>	5.0	4.0	7.5	11.0	1.0	14.0	4.0	13.0	ns
t <sub>PHL</sub>	Propagation Delay CP <sub>n</sub> to Q <sub>n</sub> or Q <sub>n</sub>	5.0	3.5	6.0	10.0	1.0	12.0	3.0	11.5	ns

\*Voltage Range 5.0 is 5.0V ±0.5V

## AC Operating Requirements

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACT		54ACT		74ACT		Units
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		
			Typ	Guaranteed Minimum					
t <sub>s</sub>	Set-up Time, HIGH or LOW D <sub>n</sub> to CP <sub>n</sub>	5.0	1.0	3.0	4.0	3.5			ns
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP <sub>n</sub>	5.0	-0.5	1.0	1.0	1.0			ns
t <sub>w</sub>	CP <sub>n</sub> or C <sub>Dn</sub> or S <sub>Dn</sub> Pulse Width	5.0	3.0	5.0	7.0	6.0			ns
t <sub>rec</sub>	Recovery Time C <sub>Dn</sub> or S <sub>Dn</sub> to CP	5.0	-2.5	0	0.5	0			ns


\*Voltage Range 5.0 is 5.0V ±0.5V

## Capacitance



Symbol	Parameter	Typ	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	35.0	pF	V <sub>CC</sub> = 5.0V

## Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:





**Physical Dimensions** inches (millimeters)



**20 Terminal Ceramic Leadless Chip Carrier (L)**  
 NS Package Number E20A


E20A (REV D)





**14 Lead Ceramic Dual-In-Line Package (D)**  
 NS Package Number J14A

J14A (REV G)

**Physical Dimensions** inches (millimeters) (Continued)




**14 Lead Small Outline Integrated Circuit (S)  
NS Package Number M14A**



**14 Lead Plastic Dual-In-Line Package (P)  
NS Package Number N14A**

**Physical Dimensions** inches (millimeters) (Continued)



**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
2900 Semiconductor Drive  
P.O. Box 58090  
Santa Clara, CA 95052-8090  
Tel: (800) 272-9959  
TWX: (910) 339-9240

**National Semiconductor GmbH**  
Livny-Gargan-Str. 10  
D-82256 Fürstenfeldbruck  
Germany  
Tel: (81-41) 35-0  
Telex: 527849  
Fax: (81-41) 35-1

**National Semiconductor Japan Ltd.**  
Sumitomo Chemical  
Engineering Center  
Bldg. 7F  
1-7-1, Nakase, Mihama-Ku  
Chiba-City,  
Ciba Prefecture 261  
Tel: (043) 299-2300  
Fax: (043) 299-2500

**National Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semicondutores Do Brazil Ltda.**  
Rue Deputado Lacorda Franco  
120-3A  
Sao Paulo-SP  
Brazil 05418-000  
Tel: (55-11) 212-5066  
Telex: 391-1131931 NSBR BR  
Fax: (55-11) 212-1181

**National Semiconductor (Australia) Pty. Ltd.**  
Building 16  
Business Park Drive  
Monash Business Park  
Nottingham, Melbourne  
Victoria 3168 Australia  
Tel: (3) 558-9999  
Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.