

74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

General Description

The 74F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on $\bar{S}_D$ or $\bar{C}_D$ prevents clocking and forces Q or $\bar{Q}$ HIGH, respectively. Simultaneous LOW signals on $\bar{S}_D$ and $\bar{C}_D$ force both Q and $\bar{Q}$ HIGH.

Asynchronous Inputs:

LOW input to $\bar{S}_D$ sets Q to HIGH level
LOW input to $\bar{C}_D$ sets Q to LOW level
Clear and Set are independent of Clock
Simultaneous LOW on $\bar{C}_D$ and $\bar{S}_D$
makes both Q and $\bar{Q}$ HIGH



Features

- Guaranteed 4000V minimum ESD protection


Commercial	Package Number	Package Description
74F114PC	N14A	14-Lead (0.300" Wide) Molded Dual-In-Line
74F114SC (Note 1)	M14A	14-Lead (0.150" Wide) Molded Small Outline, JEDEC

Note 1: Devices also available in 13" reel. Use suffix = SCX.

Logic Symbols



Connection Diagram



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Unit Loading/Fan Out

Pin Names	Description	74F	
		U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.0/1.0	20 μA/−0.6 mA
$\overline{\text{CP}}$	Clock Pulse Input (Active Falling Edge)	1.0/8.0	20 μA/−4.8 mA
$\overline{\text{C}}_{\text{D}}$	Direct Clear Input (Active LOW)	1.0/10.0	20 μA/−6.0 mA
$\overline{\text{S}}_{\text{D}1}$, $\overline{\text{S}}_{\text{D}2}$	Direct Set Inputs (Active LOW)	1.0/5.0	20 μA/−3.0 mA
Q ₁ , Q ₂ , $\overline{\text{Q}}_1$, $\overline{\text{Q}}_2$	Outputs	50/33.3	−1 mA/20 mA

Truth Table

Inputs					Outputs	
$\bar{S}_D$	$\bar{C}_D$	$\bar{C}\bar{P}$	J	K	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H	H
H	H		h	h	$\bar{Q}_0$	Q_0
H	H		l	h	L	H
H	H		h	l	H	L
H	H		l	l	Q_0	$\bar{Q}_0$

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

 = HIGH-to-LOW Clock Transition

$Q_0 (\bar{Q}_0)$ = Before HIGH-to-LOW Transition of Clock

Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

Logic Diagram (one half shown)



TL/F/9474-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +175°C
Plastic	−55°C to +150°C
V _{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	−0.5V to V _{CC}
TRI-STATE® Output	−0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Commercial	
Supply Voltage	+4.5V to +5.5V
Commercial	

DC Electrical Characteristics

Symbol	Parameter	74F			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			−1.2	V	Min	I _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.7		V	Min	I _{OH} = −1 mA I _{OH} = −1 mA
V _{OL}	Output LOW Voltage	74F 10% V _{CC}		0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH Current	74F		5.0	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test	74F		7.0	μA	Max	V _{IN} = 7.0V
I _{CEX}	Output High Leakage Current	74F		50	μA	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	74F	4.75		V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current	74F		3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current			−0.6 −3.0 −4.8 −6.0	mA	Max	V _{IN} = 0.5V (J _n , K _n) V _{IN} = 0.5V (S _{Dn}) V _{IN} = 0.5V (C _P) V _{IN} = 0.5V (C _{Dn})
I _{OS}	Output Short-Circuit Current	−60		−150	mA	Max	V _{OUT} = 0V
I _{CCH}	Power Supply Current		12.0	19.0	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current		12.0	19.0	mA	Max	V _O = LOW

AC Electrical Characteristics


Symbol	Parameter	74F			74F		Units
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$		
		Min	Typ	Max	Min	Max	
f _{max}	Maximum Clock Frequency	75	95		70		MHz
t _{PLH}	Propagation Delay	3.0	5.0	6.5	3.0	7.5	ns
t _{PHL}	$\overline{\text{CP}}$ to Q _n or $\overline{\text{Q}}_n$	3.0	5.5	7.5	3.0	8.5	
t _{PLH}	Propagation Delay	3.0	4.5	6.5	3.0	7.5	ns
t _{PHL}	$\overline{\text{C}}_{\text{Dn}}$ or $\overline{\text{S}}_{\text{Dn}}$ to Q _n or $\overline{\text{Q}}_n$	3.0	4.5	6.5	3.0	7.5	

AC Operating Requirements


Symbol	Parameter	74F		74F		Units
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{Com}$		
		Min	Max	Min	Max	
$t_s(\text{H})$	Setup Time, HIGH or LOW	4.0		5.0		ns
$t_s(\text{L})$	J_n or K_n to $\overline{\text{CP}}$	3.0		3.5		
$t_h(\text{H})$	Hold Time, HIGH or LOW	0		0		ns
$t_h(\text{L})$	J_n or K_n to $\overline{\text{CP}}$	0		0		
$t_w(\text{H})$	$\overline{\text{CP}}$ Pulse Width	4.5		5.0		ns
$t_w(\text{L})$	HIGH or LOW	4.5		5.0		
$t_w(\text{L})$	$\overline{\text{C}}_{\text{Dn}}$ or $\overline{\text{S}}_{\text{Dn}}$ Pulse Width, LOW	4.5		5.0		ns
t_{rec}	Recovery Time $\overline{\text{S}}_{\text{Dn}}, \overline{\text{C}}_{\text{Dn}},$ to $\overline{\text{CP}}$	4.0		5.0		ns

Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




Physical Dimensions inches (millimeters)



14-Lead (0.150" Wide) Molded Small Outline Package (S)
NS Package Number M14A

Physical Dimensions inches (millimeters) (Continued)



14-Lead (0.150" Wide) Molded Dual-In-Line Package (P)
NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018

National Semiconductor Europe
Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
19th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.