

74F323 Octal Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

General Description

The 'F323 is an 8-bit universal shift/storage register with TRI-STATE® outputs. Its function is similar to the 'F299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate serial inputs and outputs are provided for Q₀ and Q₇ to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right and parallel load.



Features

- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: shift left, shift right, load and store
- TRI-STATE outputs for bus-oriented applications
- Guaranteed 4000V minimum ESD protection

Commercial	Package Number	Package Description
74F323PC	N20A	20-Lead (0.300" Wide) Molded Dual-In-Line
74F323SC (Note 1)	M20B	20-Lead (0.300" Wide) Molded Small Outline, JEDEC


Note 1: Devices also available in 13" reel. Use suffix = SCX.

Logic Symbols



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Connection Diagram



TL/F/9517-2

Unit Loading/Fan Out

Pin Names	Description	74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA / -0.6 mA
DS ₀	Serial Data Input for Right Shift	1.0/1.0	20 μA / -0.6 mA
DS ₇	Serial Data Input for Left Shift	1.0/1.0	20 μA / -0.6 mA
S ₀ , S ₁	Mode Select Inputs	1.0/2.0	20 μA / -1.2 mA
SR	Synchronous Reset Input (Active LOW)	1.0/1.0	20 μA / -0.6 mA
OE ₁ , OE ₂	TRI-STATE Output Enable Inputs (Active LOW)	1.0/1.0	20 μA / -0.6 mA
I/O ₀ -I/O ₇	Multiplexed Parallel Data Inputs	3.5/1.083	70 μA / -0.65 mA
	TRI-STATE Parallel Data Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)
Q ₀ , Q ₇	Serial Outputs	50/33.3	-1 mA/20 mA

Functional Description

The 'F323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S₀ and S₁ as shown in the Mode Select Table. All flip-flop outputs are brought out through TRI-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q₀ and Q₇ are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on SR overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All

other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either OE₁ or OE₂ disables the TRI-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The TRI-STATE buffers are also disabled by HIGH signals on both S₀ and S₁ in preparation for a parallel load operation.

Mode Select Table

Inputs				Response
SR	S ₁	S ₀	CP	
L	X	X	↗	Synchronous Reset; Q ₀ -Q ₇ = LOW
H	H	H	↗	Parallel Load; I/O _n → Q _n
H	L	H	↗	Shift Right; DS ₀ → Q ₀ , Q ₀ → Q ₁ , etc.
H	H	L	↗	Shift Left; DS ₇ → Q ₇ , Q ₇ → Q ₆ , etc.
H	L	L	X	Hold

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
↗ = LOW-to-HIGH transition

Absolute Maximum Ratings (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V

Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA)
 ESD Last Passing Voltage (Min) 4000V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Commercial	
Supply Voltage	+4.5V to +5.5V
Commercial	

DC Electrical Characteristics

Symbol	Parameter	74F			Units	V _{CC}	Conditions	
		Min	Typ	Max				
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	74F 10% V _{CC}	2.5		V	Min	I _{OH} = -1 mA (Q ₀ , Q ₇) I _{OH} = -3 mA (I/O _n) I _{OH} = -1 mA (Q ₀ , Q ₇) I _{OH} = -3 mA (I/O _n)	
		74F 10% V _{CC}	2.4					
		74F 5% V _{CC}	2.7					
		74F 5% V _{CC}	2.7					
V _{OL}	Output LOW Voltage	74F 10% V _{CC}		0.5	V	Min	I _{OL} = 20 mA (Q ₀ , Q ₇) I _{OL} = 24 mA (I/O _n)	
		74F 10% V _{CC}		0.5				
I _{IH}	Input HIGH Current	74F		5.0	μA	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current Breakdown Test	74F		7.0	μA	Max	V _{IN} = 7.0V (Non I/O Inputs)	
I _{BVIT}	Input HIGH Current Breakdown (I/O)	74F		0.5	mA	Max	V _{IN} = 5.5V (I/O Inputs)	
I _{CEX}	Output HIGH Leakage Current	74F		50	μA	Max	V _{OUT} = V _{CC}	
V _{ID}	Input Leakage Test	74F	4.75		V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded	
I _{OD}	Output Leakage Circuit Current	74F		3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded	
I _{IL}	Input LOW Current				mA	Max	V _{IN} = 0.5V (CP, DS ₀ , DS ₇ , SR, OE ₁ , OE ₂) V _{IN} = 0.5V (S ₀ , S ₁)	
					mA	Max		
I _{OS}	Output Short-Circuit Current	-60			-150	mA	Max	V _{OUT} = 0V
I _{ZZ}	Bus Drainage Test				500	μA	0.0V	V _{OUT} = 5.25V
I _{CCH}	Power Supply Current	68			95	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current	68			95	mA	Max	V _O = LOW
I _{CCZ}	Power Supply Current	68			95	mA	Max	V _O = HIGH Z

AC Electrical Characteristics


Symbol	Parameter	74F			74F		Units
		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A , V _{CC} = Com C _L = 50 pF		
		Min	Typ	Max	Min	Max	
f _{max}	Maximum Input Frequency	70	100		70		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Q ₀ or Q ₇	4.0 4.5	7.0 6.5	8.0 8.0	4.0 4.5	8.5 8.5	ns
t _{PLH} t _{PHL}	Propagation Delay CP to I/O _n	3.5 4.0	7.0 8.5	9.0 9.0	3.5 4.0	10.0 10.0	
t _{PZH} t _{PZL}	Output Enable Time	3.5 4.0	6.0 7.0	8.0 10.0	3.5 4.0	9.0 11.0	ns
t _{PHZ} t _{PLZ}	Output Disable Time	2.0 1.0	4.5 4.0	6.0 5.5	2.0 1.0	7.0 6.5	
t _{PZH} t _{PZL}	Output Enable Time S _n to I/O _n	3.5 4.0		9.0 10.0	3.5 4.0	10.0 11.0	ns
t _{PHZ} t _{PLZ}	Output Disable Time S _n to I/O _n	2.5 1.0		6.0 5.5	2.5 1.5	7.0 6.5	ns

AC Operating Requirements


Symbol	Parameter	74F		74F		Units
		T _A = +25°C V _{CC} = +5.0V		T _A , V _{CC} = Com		
		Min	Max	Min	Max	
t _s (H) t _s (L)	Setup Time, HIGH or LOW S ₀ or S ₁ to CP	8.5 8.5		8.5 8.5		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW S ₀ or S ₁ to CP	0 0		0 0		
t _s (H) t _s (L)	Setup Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	5.0 5.0		5.0 5.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	2.0 2.0		2.0 2.0		
t _s (H) t _s (L)	Setup Time, HIGH or LOW SR to CP	10.0 10.0		10.0 10.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW SR to CP	0 0		0 0		
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	5.0 5.0		5.0 5.0		ns

Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



Physical Dimensions inches (millimeters)




**20-Lead (0.300" Wide) Molded Small Outline Package, JEDEC (S)
NS Package Number M20B**

M20B (REV F)

74F323 Octal Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

Physical Dimensions inches (millimeters) (Continued)



20-Lead (0.300" Wide) Molded Dual-In-Line Package (P)
NS Package Number N20A

N20A (REV G)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018

National Semiconductor Europe
Fax: (+49) 0-180-530 85 86
Email: onjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
19th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.