

74LVT16373 3.3V ABT 16-Bit Transparent Latch with TRI-STATE® Outputs

General Description


The LVT16373 contains sixteen non-inverting latches with TRI-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is low, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in high Z state.

These latches are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16373 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features

- Input and output interface capability to systems at 5V V_{CC}
- Bus-Hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink $-32\text{ mA}/+64\text{ mA}$
- Available in SSOP and TSSOP
- Functionally compatible with the 74 series 16373
- Latch-up performance exceeds 500 mA


Logic Symbol



Pin Names	Description
\overline{OE}_n	Output Enable Input (Active Low)
LE_n	Latch Enable Input
I_0-I_{15}	Inputs
O_0-O_{15}	TRI-STATE Outputs

	SSOP	TSSOP JEDEC
Order Number	74LVT16373MEA 74LVT16373MEAX	74LVT16373MTD 74LVT16373MTDX
See NS Package Number	MS48A	MTD48

Connection Diagram



TL/F/12021-2

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Functional Description

The LVT16373 contains sixteen D-type latches with TRI-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the D_n enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its D input changes. When LE_n is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE_n . The TRI-STATE standard outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.



Truth Tables

Inputs			Outputs
LE_1	\overline{OE}_1	I_0-I_7	O_0-O_7
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	O_0

Inputs			Outputs
LE_2	\overline{OE}_2	I_8-I_{15}	O_8-O_{15}
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	O_0

H = High Voltage Level
 L = Low Voltage Level
 X = Immaterial
 Z = High Impedance
 O_0 = Previous output prior to HIGH to LOW transition of LE


Logic Diagrams




Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

74LVT16373 Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




Physical Dimensions inches (millimeters) unless otherwise noted



48-Lead Molded Shrink Small Outline Package, EIAJ
Order Number 74LVT16373MEA or 74LVT16373MEAX
NS Package Number MS48A

Physical Dimensions millimeters (Continued)



48-Lead, Molded Shrink Small Outline Package, JEDEC, 6.1 mm Body Width
Order Number 74LVT16373MTD or 74LVT16373MTDX
NS Package Number MTD48

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

	National Semiconductor Corporation	National Semiconductor Europe	National Semiconductor Southeast Asia	National Semiconductor Japan Ltd.
	Americas	Fax: +49 (0) 180-530 85 86	Fax: (852) 2376 3901	Tel: 81-3-5620-7561
	Tel: 1(800) 272-9959	Email: europe.support@nsc.com	Email: sea.support@nsc.com	Fax: 81-3-5620-6179
	Fax: 1(800) 737-7018	Deutsch Tel: +49 (0) 180-530 85 85		
	Email: support@nsc.com	English Tel: +49 (0) 180-532 78 32		
http://www.national.com	Français Tel: +49 (0) 180-532 93 58			
	Italiano Tel: +49 (0) 180-534 16 80			

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.